Simulation based Performance Analysis of a Double Gate Work Function Engineered Doped Tunnel FET

2018 IEEE Electron Devices Kolkata Conference (EDKCON) ◽

10.1109/edkcon.2018.8770435 ◽

2018 ◽

Author(s):

Supratim Subhra Das

Keyword(s):

Performance Analysis ◽

Work Function ◽

Double Gate ◽

Simulation Based ◽

Gate Work Function

Download Full-text

Performance Assessment of a Double Gate Work Function Engineered Doped Tunnel FET Based on 2D Surface Potential Model

2018 IEEE Electron Devices Kolkata Conference (EDKCON) ◽

10.1109/edkcon.2018.8770436 ◽

2018 ◽

Author(s):

Ria Bose ◽

J. N. Roy

Keyword(s):

Performance Assessment ◽

Work Function ◽

Surface Potential ◽

Potential Model ◽

Double Gate ◽

Gate Work Function

Download Full-text

Analysis on Variations of Metal Gate Work Function on Junctionless Double Gate MOSFET with High-k Spacers

2020 International Conference on Emerging Trends in Communication, Control and Computing (ICONC3) ◽

10.1109/iconc345789.2020.9117425 ◽

2020 ◽

Author(s):

Gaurav Dhiman ◽

Rajeev Pourush

Keyword(s):

Work Function ◽

Double Gate ◽

High K ◽

Double Gate Mosfet ◽

Gate Work Function

Download Full-text

Performance Analysis of Gate Electrode Work Function Variations in Double-gate Junctionless FET

Silicon ◽

10.1007/s12633-020-00774-x ◽

2020 ◽

Author(s):

Sandeep Kumar ◽

Arun Kumar Chatterjee ◽

Rishikesh Pandey

Keyword(s):

Performance Analysis ◽

Work Function ◽

Double Gate ◽

Download Full-text

Threshold Voltage Sensitivity to Metal Gate Work-Function Based Performance Evaluation of Double-Gate n-FinFET Structures for LSTP Technology

World Journal of Nano Science and Engineering ◽

10.4236/wjnse.2013.31003 ◽

2013 ◽

Vol 03 (01) ◽

pp. 17-22 ◽

Author(s):

M. Mustafa ◽

Tawseef A. Bhat ◽

M. R. Beigh

Keyword(s):

Performance Evaluation ◽

Work Function ◽

Threshold Voltage ◽

Voltage Sensitivity ◽

Double Gate ◽

Gate Work Function

Download Full-text

Metal Gate Work Function Engineering: Sub-Nano Regime Double Gate MOSFETs

2019 International Conference on Electrical, Computer and Communication Engineering (ECCE) ◽

10.1109/ecace.2019.8679134 ◽

2019 ◽

Author(s):

Md. Rokib Hasan ◽

Kefayet Ullah ◽

Marwan Hossain ◽

Tanvir Hossain ◽

Nafis Farhan Rashid ◽

...

Keyword(s):

Work Function ◽

Double Gate ◽

Gate Work Function

Download Full-text

Simulation-based study on the effect of inversion charge layer on triple material double gate Tunnel FET

2016 9th International Conference on Electrical and Computer Engineering (ICECE) ◽

10.1109/icece.2016.7853923 ◽

2016 ◽

Author(s):

Samia Safa ◽

Samantha Lubaba Noor ◽

Md. Ziaur Rahman Khan

Keyword(s):

Double Gate ◽

Charge Layer ◽

Simulation Based ◽

Inversion Charge

Download Full-text

Compact 2D threshold voltage modeling and performance analysis of ternary metal alloy work-function-engineered double-gate MOSFET

Journal of Computational Electronics ◽

10.1007/s10825-017-1015-6 ◽

2017 ◽

Vol 16 (3) ◽

pp. 648-657 ◽

Author(s):

Priyanka Saha ◽

Saheli Sarkhel ◽

Subir Kumar Sarkar

Keyword(s):

Performance Analysis ◽

Work Function ◽

Threshold Voltage ◽

Metal Alloy ◽

Double Gate ◽

Double Gate Mosfet ◽

Ternary Metal ◽

And Performance

Download Full-text

Performance Analysis of Dual Metal Gate Work Function in Junctionless Transistors

Journal of Computational and Theoretical Nanoscience ◽

10.1166/jctn.2013.2855 ◽

2013 ◽

Vol 10 (6) ◽

pp. 1354-1358 ◽

Author(s):

B. Lakshmi ◽

R. Srinivasan

Keyword(s):

Performance Analysis ◽

Work Function ◽

Junctionless Transistors ◽

Gate Work Function

Download Full-text

A New Device Architecture with Embedded Gate Oxide Gate Work Function for Double Gate MOSFETs

2019 International Conference on Robotics,Electrical and Signal Processing Techniques (ICREST) ◽

10.1109/icrest.2019.8644078 ◽

2019 ◽

Author(s):

Md. Ahsan-Uz-Zaman ◽

Safayet Ahmed ◽

M. Tanseer Ali

Keyword(s):

Work Function ◽

Double Gate ◽

Device Architecture ◽

Gate Work Function

Download Full-text

Linearity and Analog Performance Analysis of Double Gate Tunnel FET: Effect of Temperature and Gate Stack

International Journal of VLSI Design & Communication Systems ◽

10.5121/vlsic.2011.2316 ◽

2011 ◽

Vol 2 (3) ◽

pp. 185-200 ◽

Author(s):

Rakhi Narang ◽

Manoj Saxena ◽

Gupta ◽

Mridula Gupta

Keyword(s):

Performance Analysis ◽

Effect Of Temperature ◽

Double Gate ◽

Analog Performance

Download Full-text