High on-current and low threshold GaSb-InAs heterostructure dual-material DG tunnel-FET

2017 IEEE Region 10 Humanitarian Technology Conference (R10-HTC) ◽

10.1109/r10-htc.2017.8289006 ◽

2017 ◽

Author(s):

Md. Abdullah-Al-Kaiser ◽

Dip Joti Paul ◽

Quazi D. M. Khosru

Keyword(s):

Low Threshold ◽

Download Full-text

Dual material gate doping-less tunnel FET with hetero gate dielectric for enhancement of analog/RF performance

Journal of Semiconductors ◽

10.1088/1674-4926/38/2/024001 ◽

2017 ◽

Vol 38 (2) ◽

pp. 024001 ◽

Author(s):

Sunny Anand ◽

R. K. Sarin

Keyword(s):

Gate Dielectric ◽

Rf Performance ◽

Download Full-text

Mathematical modeling insight of hetero gate dielectric-dual material gate-GAA-tunnel FET for VLSI/analog applications

Microsystem Technologies ◽

10.1007/s00542-016-2872-9 ◽

2016 ◽

Vol 23 (9) ◽

pp. 4091-4098 ◽

Author(s):

Jaya Madan ◽

R. S. Gupta ◽

Rishu Chaujar

Keyword(s):

Mathematical Modeling ◽

Gate Dielectric ◽

Download Full-text

Performance Improvement in Nanoscale Ge–GaAs Heterojunction Junctionless Tunnel FET Using a Dual Material Gate

Journal of Low Power Electronics ◽

10.1166/jolpe.2014.1348 ◽

2014 ◽

Vol 10 (3) ◽

pp. 354-360 ◽

Author(s):

Bahniman Ghosh ◽

Shibir Basak ◽

Pranav Kumar Asthana

Keyword(s):

Performance Improvement ◽

Download Full-text

Analytical Modeling of Dual Material Gate All around Stack Architecture of Tunnel FET

2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) ◽

10.1109/vlsid.2016.74 ◽

2016 ◽

Author(s):

N.B. Balamurugan ◽

G. Lakshmi Priya ◽

S. Manikandan ◽

G. Srimathi

Keyword(s):

Analytical Modeling ◽

Download Full-text

An extensive electrostatic analysis of dual material gate all around tunnel FET (DMGAA-TFET)

Advances in Natural Sciences Nanoscience and Nanotechnology ◽

10.1088/2043-6262/7/2/025012 ◽

2016 ◽

Vol 7 (2) ◽

pp. 025012 ◽

Author(s):

S Dash ◽

G P Mishra

Keyword(s):

Download Full-text

A Numerical Study on Graphene Nanoribbon Heterojunction Dual-Material Gate Tunnel FET

IEEE Electron Device Letters ◽

10.1109/led.2016.2597155 ◽

2016 ◽

Vol 37 (10) ◽

pp. 1354-1357 ◽

Author(s):

Yawei Lv ◽

Qijun Huang ◽

Hao Wang ◽

Sheng Chang ◽

Jin He

Keyword(s):

Numerical Study ◽

Graphene Nanoribbon ◽

Download Full-text

Impact of interface charges on the performance of Dual Material Double Gate tunnel FET

2016 9th International Conference on Electrical and Computer Engineering (ICECE) ◽

10.1109/icece.2016.7853883 ◽

2016 ◽

Author(s):

Samantha Lubaba Noor ◽

Samia Safa ◽

Md. Ziaur Rahman Khan

Keyword(s):

Double Gate ◽

Interface Charges ◽

Download Full-text

Dual-material double-gate tunnel FET: gate threshold voltage modeling and extraction

Journal of Computational Electronics ◽

10.1007/s10825-016-0816-3 ◽

2016 ◽

Vol 15 (3) ◽

pp. 763-769 ◽

Author(s):

Samantha Lubaba Noor ◽

Samia Safa ◽

Md. Ziaur Rahman Khan

Keyword(s):

Threshold Voltage ◽

Double Gate ◽

Download Full-text

Design and analysis of negative capacitance based dual material dopingless tunnel FET

Superlattices and Microstructures ◽

10.1016/j.spmi.2021.106964 ◽

2021 ◽

pp. 106964

Author(s):

Archika singh ◽

Mumin Sajad ◽

Amandeep Singh ◽

Naveen Kumar ◽

S. Intekhab Amin ◽

...

Keyword(s):

Negative Capacitance ◽

Download Full-text

Analytical Modelling and Simulation of Si-Ge Hetero-Junction Dual Material Gate Vertical T-Shaped Tunnel FET

Silicon ◽

10.1007/s12633-020-00505-2 ◽

2020 ◽

Author(s):

Shailendra Singh ◽

Balwinder Raj

Keyword(s):

Modelling And Simulation ◽

Analytical Modelling ◽

Download Full-text