Robust multi-phase clock generation with reduced jitter

IEEE International SOC Conference, 2004. Proceedings. ◽

10.1109/socc.2004.1362393 ◽

2004 ◽

Author(s):

K. Folkesson ◽

C. Svensson

Keyword(s):

Clock Generation ◽

Phase Clock ◽

Download Full-text

A Widely Linear, Power Efficient, Charge Controlled Delay Element for Multi-phase Clock Generation in 1.2 V, 65 nm CMOS

Communications in Computer and Information Science - VLSI Design and Test ◽

10.1007/978-981-32-9767-8_18 ◽

2019 ◽

pp. 202-214

Author(s):

Raviteja Kammari ◽

Vijaya Sankara Rao Pasupureddi

Keyword(s):

Delay Element ◽

Power Efficient ◽

Clock Generation ◽

Efficient Charge ◽

Phase Clock ◽

Multi Phase ◽

Download Full-text

A generalized timing-skew-free, multi-phase clock generation platform for parallel sampled-data systems

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) ◽

10.1109/iscas.2004.1328208 ◽

2004 ◽

Author(s):

Sai-Weng Sin ◽

Seng-Pan U ◽

R.P. Martins

Keyword(s):

Data Systems ◽

Sampled Data ◽

Clock Generation ◽

Phase Clock ◽

Multi Phase ◽

Download Full-text

Cyclic-MPCG: Process-resilient and super-resolution multi-phase clock generation by exploiting the cyclic property

Proceedings of Technical Program of 2012 VLSI Design, Automation and Test ◽

10.1109/vlsi-dat.2012.6212633 ◽

2012 ◽

Author(s):

Ruo-Ting Ding ◽

Shi-Yu Huang ◽

Chao-Wen Tzeng ◽

Shan-Chien Fang ◽

Chia-Chien Weng

Keyword(s):

Super Resolution ◽

Clock Generation ◽

Cyclic Property ◽

Phase Clock ◽

Download Full-text

A capacitive-coupling technique with phase noise and phase error reduction for multi-phase clock generation

Proceedings of the IEEE 2014 Custom Integrated Circuits Conference ◽

10.1109/cicc.2014.6946098 ◽

2014 ◽

Author(s):

Feng Zhao ◽

Fa Foster Dai

Keyword(s):

Phase Noise ◽

Phase Error ◽

Error Reduction ◽

Capacitive Coupling ◽

Coupling Technique ◽

Clock Generation ◽

Phase Clock ◽

Download Full-text

Multi-Phase Clock Generation for Phase Interpolation With a Multi-Phase, Injection-Locked Ring Oscillator and a Quadrature DLL

IEEE Journal of Solid-State Circuits ◽

10.1109/jssc.2021.3124486 ◽

2021 ◽

pp. 1-1

Author(s):

Zhaowen Wang ◽

Yudong Zhang ◽

Yuka Onizuka ◽

Peter R. Kinget

Keyword(s):

Ring Oscillator ◽

Clock Generation ◽

Phase Clock ◽

Multi Phase ◽

Phase Interpolation

Download Full-text

Low-Jitter Multi-phase Clock Generation: A Comparison between DLLs and Shift Registers

2007 IEEE International Symposium on Circuits and Systems ◽

10.1109/iscas.2007.378767 ◽

2007 ◽

Author(s):

Xiang Gao ◽

Eric A.M. Klumperink ◽

Bram Nauta

Keyword(s):

Clock Generation ◽

Phase Clock ◽

Download Full-text

Design of Multi-phase Clock Generation and Selection Circuit for CDR

2009 WRI World Congress on Computer Science and Information Engineering ◽

10.1109/csie.2009.459 ◽

2009 ◽

Author(s):

Deng Junyong ◽

Jiang Lin ◽

Zeng Zecang

Keyword(s):

Clock Generation ◽

Phase Clock ◽

Download Full-text

Phase averaging and interpolation using resistor strings or resistor rings for multi-phase clock generation

IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications ◽

10.1109/tcsi.2006.869905 ◽

2006 ◽

Vol 53 (5) ◽

pp. 984-991 ◽

Author(s):

Ju-Ming Chou ◽

Yu-Tang Hsieh ◽

Jieh-Tsorng Wu

Keyword(s):

Clock Generation ◽

Phase Averaging ◽

Phase Clock ◽

Download Full-text

Polyphase Multipath Circuits for Cognitive Radio and Flexible Multi-phase Clock Generation

Series on Integrated Circuits and Systems - Circuits and Systems for Future Generations of Wireless Communications ◽

10.1007/978-1-4020-9917-5_7 ◽

2009 ◽

pp. 145-168

Author(s):

Eric A. M. Klumperink ◽

Xiang Gao ◽

Bram Nauta

Keyword(s):

Cognitive Radio ◽

Clock Generation ◽

Phase Clock ◽

Download Full-text

CMOS digital duty cycle correction circuit for multi-phase clock

Electronics Letters ◽

10.1049/el:20030908 ◽

2003 ◽

Vol 39 (19) ◽

pp. 1383 ◽

Author(s):

Y.C. Jang ◽

S.J. Bae ◽

H.J. Park

Keyword(s):

Phase Clock ◽

Download Full-text