A suitable FPGA implementation of floating-point matrix inversion based on Gauss-Jordan elimination

Author(s):  
Janier Arias-Garcia ◽  
Ricardo Pezzuol Jacobi ◽  
Carlos H. Llanos ◽  
Mauricio Ayala-Rincon
2014 ◽  
Vol 1008-1009 ◽  
pp. 668-671
Author(s):  
Hai Ke Liu ◽  
Xin Gna Kang ◽  
Shun Wang

A design of single precision floating point adder based on FPGA is presented,by analysing the form of real number formed on IEEE 754 and the storage format of IEEE 754 single-precision floating point,the addition arithmetic process which is easy to realized by using FPGA is put forward,the split of module based on the arithmetic process facilitates the realization of pipeline designing,so the single precision floating point adder introduce by this paper has powerful operation process ability.


Sign in / Sign up

Export Citation Format

Share Document