Multiplier-Free IIR Filter Realizations with Periodically Time-Varying Coefficients
1997 ◽
Vol 07
(04)
◽
pp. 231-248
Keyword(s):
In this paper, the periodically time-varying (PTV) structure, previously proposed for realizing FIR filters, is extended to IIR filter realization. The realization consists of ternary ({0, ±1}) or quinary ({0, ±1, ±2}) PTV coefficients with simple input and output units. Coefficient multiplications as well as the input and output units require no hardware multiplier, which helps increase the processing speed or reduce the chip area. Bit-level architectures are presented. The regularity and local interconnection of the architectures help simplify VLSI design and layout.
2019 ◽
Vol 522
◽
pp. 215-231
◽
Keyword(s):
2008 ◽
Vol 21
(7)
◽
pp. 717-721
◽
2005 ◽
pp. 419-429
◽
2013 ◽
Vol 2013
◽
pp. 1-13
◽
Keyword(s):