Design of 130nm RFCMOS differential low noise amplifier
2020 ◽
Vol 19
(1)
◽
pp. 172
Keyword(s):
<span>In this paper, an inductively degenerated CMOS differential low noise amplifier circuit topology is presented. This low noise amplifier is intended to be used for wireless LAN application. The differential low noise amplifier proposed provide high gain, low noise and large superior out of band IIP3. The LNA is designed in 130 nm CMOS technology. Simulated results of gain and NF at 2.4GHz are 20.46 dB and 2.59 dB, respectively. While the simulated S<sub>11</sub> and S<sub>22</sub> are −11.18 dB and −9.49 dB, respectively. The IIP3 is −9.05 dBm. The LNA consumes 3.4 mW power from 1.2V supply. </span>
Keyword(s):
2018 ◽
Vol 7
(3)
◽
pp. 143
Keyword(s):
2018 ◽
Vol 7
(3)
◽
pp. 149
Keyword(s):
2019 ◽
Vol 14
(2)
◽
pp. 555
Keyword(s):
2010 ◽
Vol 7
(7)
◽
pp. 1-11
Keyword(s):
2011 ◽
Vol 11
(1)
◽
pp. 27-33
◽
2019 ◽
Vol 14
(1)
◽
pp. 407
Keyword(s):
Keyword(s):