scholarly journals Evaluation of Four Imaging Techniques for the Electrical Characterization of Solar Cells

2008 ◽  
Vol 1123 ◽  
Author(s):  
Gregory M. Berman ◽  
Nathan J. Call ◽  
Richard K. Ahrenkiel ◽  
Steven W. Johnston

AbstractWe evaluate four techniques that image minority carrier lifetime, carrier diffusion length, and shunting in solar cells. The techniques include photoluminescence imaging, carrier density imaging, electroluminescence imaging, and dark lock-in thermography shunt detection. We compare these techniques to current industry standards and show how they can yield similar results with higher resolution and in less time.

1995 ◽  
Vol 403 ◽  
Author(s):  
R. Venkatasubramanian ◽  
B. O'Quinn ◽  
J. S. Hills ◽  
M. L. Timmons ◽  
D. P. Malta

AbstractThe characterization of MOCVD-grown GaAs-AlGaAs materials and GaAs p+n junctions on poly-Ge substrates is presented. Minority carrier lifetime in GaAs-AIGaAs double-hetero (DH) structures grown on these substrates and the variation of lifetimes across different grainstructures are discussed. Minority-carrier diffusion lengths in polycrystalline GaAs p+-n junctions were evaluated by cross-sectional electron-beam induced current (EBIC) scans. The junctions were also studied by plan-view EBIC imaging. Optimization studies of GaAs solar cell on poly-Ge are discussed briefly. The effect of various polycrystalline substrate-induced defects on performance of GaAs solar cells are presented.


2018 ◽  
Vol 483 ◽  
pp. 57-64 ◽  
Author(s):  
Maulid M. Kivambe ◽  
Douglas M. Powell ◽  
Sergio Castellanos ◽  
Mallory Ann Jensen ◽  
Ashley E. Morishige ◽  
...  

1987 ◽  
Vol 104 ◽  
Author(s):  
J. Honeycutt ◽  
Z. Radzimski ◽  
R. R. Kola ◽  
A. S. M. Salih ◽  
G. A. Rozgonyi

ABSTRACTDepth-dependent electrical characterization of epitaxial silicon extrinsically gettered with intentionally introduced misfit dislocations is described. To study the effect of buried defects on minority carrier lifetime, a modified Zerbst analysis of the MOS capacitance vs. time response was used to determine generation lifetime as a function of space charge region width. In addition, SEMEBIC imaging at different electron beam energies and EBIC imaging of cross-sections were used to investigate the depth-dependent electrical behavior of these materials.


2019 ◽  
Vol 96 ◽  
pp. 155-162 ◽  
Author(s):  
P.C. Klipstein ◽  
Y. Benny ◽  
S. Gliksman ◽  
A. Glozman ◽  
E. Hojman ◽  
...  

2014 ◽  
Vol 60 ◽  
pp. 181-190
Author(s):  
M. Daanoune ◽  
D. Kohen ◽  
A. Kaminski-Cachopo ◽  
C. Morin ◽  
P. Faucherand ◽  
...  

2007 ◽  
Vol 131-133 ◽  
pp. 1-8 ◽  
Author(s):  
Nathan Stoddard ◽  
Bei Wu ◽  
Ian Witting ◽  
Magnus C. Wagener ◽  
Yongkook Park ◽  
...  

A novel crystal growth method has been developed for the production of ingots, bricks and wafers for solar cells. Monocrystallinity is achievable over large volumes with minimal dislocation incorporation. The resulting defect types, densities and interactions are described both microscopically for wafers and macroscopically for the ingot, looking closely at the impact of the defects on minority carrier lifetime. Solar cells of 156 cm2 size have been produced ranging up to 17% in efficiency using industrial screen print processes.


1990 ◽  
Vol 198 ◽  
Author(s):  
M.M. Al-Jassim ◽  
R.K. Ahrenkiel ◽  
M.W. Wanlass ◽  
J.M. Olson ◽  
S.M. Vernon

ABSTRACTInP and GaInP layers were heteroepitaxially grown on (100) Si substrates by atmospheric pressure MOCVD. TEM and photoluminescence (PL) were used to measure the defect density and the minority carrier lifetime in these structures. The direct growth of InP on Si resulted in either polycrystalline or heavily faulted single-crystal layers. The use of GaAs buffer layers in InP/Si structures gave rise to significantly improved morphology and reduced the threading dislocation density. The best InP/Si layers in this study were obtained by using GaAs-GaInAs graded buffers. Additionally, the growth of high quality GaInP on Si was demonstrated. The minority carrier lifetime of 7 ns in these layers is the highest of any III-V/Si semiconductor measured in our laboratory.


Sign in / Sign up

Export Citation Format

Share Document