scholarly journals High Speed Continuous-Time Bandpass Σ∆ADC for Mixed Signal VLSI Chips

2012 ◽  
Vol 3 (2) ◽  
pp. 63-72
Author(s):  
P A HarshaVardhini
Keyword(s):  
Continuous Time ◽  
High Speed ◽  
Mixed Signal ◽  
Vlsi Chips

LOW-POWER, PARALLEL INTERFACE WITH CONTINUOUS-TIME ADAPTIVE PASSIVE EQUALIZER AND CROSSTALK CANCELLATION

2005 ◽  
Vol 15 (02) ◽  
pp. 459-476
Author(s):  
C. PATRICK YUE ◽  
JAEJIN PARK ◽  
RUIFENG SUN ◽  
L. RICK CARLEY ◽  
FRANK O'MAHONY
Keyword(s):  
Low Power ◽  
Electromagnetic Interference ◽  
Continuous Time ◽  
High Speed ◽  
High Performance ◽  
Process Variations ◽  
Cmos Process ◽  
Power Circuit ◽  
Crosstalk Cancellation ◽  
Circuit Components

This paper presents the low-power circuit techniques suitable for high-speed digital parallel interfaces each operating at over 10 Gbps. One potential application for such high-performance I/Os is the interface between the channel IC and the magnetic read head in future compact hard disk systems. First, a crosstalk cancellation technique using a novel data encoding scheme is introduced to suppress electromagnetic interference (EMI) generated by the adjacent parallel I/Os . This technique is implemented utilizing a novel 8-4-PAM signaling with a data look-ahead algorithm. The key circuit components in the high-speed interface transceiver including the receive sampler, the phase interpolator, and the transmitter output driver are described in detail. Designed in a 0.13-μm digital CMOS process, the transceiver consumes 310 mW per 10-Gps channel from a I-V supply based on simulation results. Next, a 20-Gbps continuous-time adaptive passive equalizer utilizing on-chip lumped RLC components is described. Passive equalizers offer the advantages of higher bandwidth and lower power consumption compared with conventional designs using active filter. A low-power, continuous-time servo loop is designed to automatically adjust the equalizer frequency response for the optimal gain compensation. The equalizer not only adapts to different channel characteristics, but also accommodates temperature and process variations. Implemented in a 0.25-μm, 1P6M BiCMOS process, the equalizer can compensate up to 20 dB of loss at 10 GHz while only consumes 32 mW from a 2.5-V supply.

Advances in high-speed continuous-time delta-sigma modulators

2014 ◽  
Author(s):  
Trevor Caldwell ◽  
David Alldred ◽  
Richard Schreier ◽  
Hajime Shibata ◽  
Yunzhi Dong
Keyword(s):  
Continuous Time ◽  
High Speed ◽  
Delta Sigma

An IC Mixed-Signal Framework for Design, Optimization, and Verification of High-Speed Links

2020 ◽  
Author(s):  
Gabriel Madrigal-Boza ◽  
Marco Oviedo-Hernandez ◽  
Allan Carmona-Cruz ◽  
Luis A. Chavarria-Zamora ◽  
Daniel Leon-Gamboa ◽  
...  
Keyword(s):  
Design Optimization ◽  
High Speed ◽  
Mixed Signal
Sign in / Sign up

Export Citation Format

Share Document