pulse control
Recently Published Documents





Mustapha El Alaoui ◽  
Karim El Khadiri ◽  
Rachid El Alami ◽  
Ahmed Tahiri ◽  
Ahmed Lakhssassi ◽  

A new Li-Ion battery charger interface (BCI) using pulse control (PC) technique is designed and analyzed in this paper. Thanks to the use of PC technique, the main standards of the Li-Ion battery charger, i.e. fast charge, small surface area and high efficiency, are achieved. The proposed charger achieves full charge in forty-one minutes passing by the constant current (CC) charging mode which also included the start-up and the constant voltage mode (CV) charging mode. It designed, simulated and layouted which occupies a small size area 0.1 mm2 by using Taiwan Semiconductor Manufacturing Company 180 nm complementary metal oxide semi-conductor technology (TSMC 180 nm CMOS) technology in Cadence Virtuoso software. The battery voltage VBAT varies between 2.9 V to 4.35 V and the maximum battery current IBAT is 2.1 A in CC charging mode, according to a maximum input voltage VIN equal 5 V. The maximum charging efficiency reaches 98%.

Sensors ◽  
2021 ◽  
Vol 21 (19) ◽  
pp. 6591
Ming-Hwa Sheu ◽  
Chang-Ming Tsai ◽  
Ming-Yan Tsai ◽  
Shih-Chang Hsia ◽  
S. M. Salahuddin Morsalin ◽  

An innovative and stable PNN based 10-transistor (10T) static random-access memory (SRAM) architecture has been designed for low-power bit-cell operation and sub-threshold voltage applications. The proposed design belongs to the following features: (a) pulse control based read-assist circuit offers a dynamic read decoupling approach for eliminating the read interference; (b) we have utilized the write data-aware techniques to cut off the pull-down path; and (c) additional write current has enhanced the write capability during the operation. The proposed design not only solves the half-selected problems and increases the read static noise margin (RSNM) but also provides low leakage power performance. The designed architecture of 1-Kb SRAM macros (32 rows × 32 columns) has been implemented based on the TSMC-40 nm GP CMOS process technology. At 300 mV supply voltage and 10 MHz operating frequency, the read and write power consumption is 4.15 μW and 3.82 μW, while the average energy consumption is only 0.39 pJ.

2021 ◽  
Vol 28 (8) ◽  
pp. 083101
T. Yoshimoto ◽  
M. Hirose ◽  
X. Liu ◽  
K. Takayama ◽  
T. Adachi ◽  

2021 ◽  
Vol 103 (5) ◽  
Run-Hong He ◽  
Rui Wang ◽  
Feng-Hua Ren ◽  
Li-Cheng Zhang ◽  
Zhao-Ming Wang

2021 ◽  
Vol 2021 (1) ◽  
Ruofeng Rao ◽  
Quanxin Zhu

AbstractIn a real financial market, the delayed market feedback and the delayed effect of government macrocontrol are inevitable, and both bring mathematical difficulties in studying stabilization and synchronization of the hyperchaotic financial system. However, employing the Lyapunov function method, differential mean value theorem, and suitable bounded hypotheses and pulse control technology result in globally asymptotic stabilization and synchronization criteria. It is the first paper driving the stabilization and synchronization criteria under the assumptions of double delays. Finally, numerical examples illustrate the effectiveness of the proposed methods.

2021 ◽  
Marcos Dantus ◽  
Jacob Stamm ◽  
Jorge Benel Mogrovejo ◽  
Gunter Steinmeyer ◽  
Esmerando Escoto

Zhiwei Yang ◽  
Xu Wu ◽  
Deqin Ouyang ◽  
Encheng Zhang ◽  
Huibin Sun ◽  

Sign in / Sign up

Export Citation Format

Share Document