High-performance VLSI architecture suitable for control systems for state-space digital filters using distributed arithmetic

Author(s):  
Yoshitaka Tsunekawa ◽  
Mamoru Miura
Integration ◽  
2016 ◽  
Vol 54 ◽  
pp. 37-46 ◽  
Author(s):  
Basant Kumar Mohanty ◽  
Pramod Kumar Meher ◽  
Subodh Kumar Singhal ◽  
M.N.S. Swamy

Author(s):  
Mariusz Rawski ◽  
Henry Selvaraj ◽  
Bogdan J. Falkowski ◽  
Tadeusz Luba

This chapter, taking FIR filters as an example, presents the discussion on efficiency of different implementation methodologies of DSP algorithms targeting modern FPGA architectures. Nowadays, programmable technology provides the possibility to implement digital systems with the use of specialized embedded DSP blocks. However, this technology gives the designer the possibility to increase efficiency of designed systems by exploitation of parallelisms of implemented algorithms. Moreover, it is possible to apply special techniques, such as distributed arithmetic (DA). Since in this approach, general-purpose multipliers are replaced by combinational LUT blocks, it is possible to construct digital filters of very high performance. Additionally, application of the functional decomposition-based method to LUT blocks optimization, and mapping has been investigated. The chapter presents results of the comparison of various design approaches in these areas.


Sign in / Sign up

Export Citation Format

Share Document