Compact analytical modeling of underlap gate stack graded channel junction accumulation mode junctionless FET in subthreshold regime

2021 ◽  
pp. 107110
Author(s):  
Ankush Chattopadhyay ◽  
Chandan K. Sarkar ◽  
Chayanika Bose
Sign in / Sign up

Export Citation Format

Share Document