Performance analysis of nanoscale double gate strained silicon MOSFET with high k dielectric layers

2019 ◽  
Vol 6 (8) ◽  
pp. 085062 ◽  
Author(s):  
G Thriveni ◽  
Kaustab Ghosh
2008 ◽  
Vol E91-C (12) ◽  
pp. 1894-1898
Author(s):  
D. BORSTLAP ◽  
J. SCHUBERT ◽  
W. ZANDER ◽  
A. OFFENHAUSSER ◽  
S. INGEBRANDT

2006 ◽  
Vol 9 (6) ◽  
pp. 985-988 ◽  
Author(s):  
R. Avichail-Bibi ◽  
A. Kiv ◽  
T. Maximova ◽  
Y. Roizin ◽  
D. Fuks

2003 ◽  
Vol 92 ◽  
pp. 7-10 ◽  
Author(s):  
Martine Claes ◽  
T. Witters ◽  
G. Loriaux ◽  
S. Van Elshocht ◽  
A. Delabie ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document