DC pulse hot-carrier-stress effects on gate-induced drain leakage current in n-channel MOSFETs

2001 ◽  
Vol 48 (12) ◽  
pp. 2746-2753 ◽  
Author(s):  
Ja-Hao Chen ◽  
Shyh-Chyi Wong ◽  
Yeong-Her Wang
2019 ◽  
Vol 3 (5) ◽  
pp. 213-220 ◽  
Author(s):  
Min-Woo Ha ◽  
Young-Hwan Choi ◽  
Joon-Hyun Park ◽  
Kwang-Seok Seo ◽  
Min-Koo Han

2009 ◽  
Vol 26 (1) ◽  
pp. 017304 ◽  
Author(s):  
Hu Shi-Gang ◽  
Hao Yue ◽  
Ma Xiao-Hua ◽  
Cao Yan-Rong ◽  
Chen Chi ◽  
...  

2004 ◽  
Vol 808 ◽  
Author(s):  
Jae-Hoon Lee ◽  
Moon-Young Shin ◽  
Heesun Shin ◽  
Woo-Jin Nam ◽  
Min-Koo Han

ABSTRACTWe propose a short channel gate overlapped lightly doped drain (GOLDD) poly-Si TFT employing 45° tilt implant for source and drain (S/D) regions without any additional ion doping or mask. Oblique-incident ELA activation is performed to activate both n+ S/D and n- LDD regions as well as cure junction defects. The proposed poly-Si TFT can suppress the anomalous leakage current, and exhibit the better reliability against the hot-carrier stress.


Sign in / Sign up

Export Citation Format

Share Document