Timing analysis for thermally robust clock distribution network design for 3D ICs

2013 IEEE 22nd Conference on Electrical Performance of Electronic Packaging and Systems ◽

10.1109/epeps.2013.6703469 ◽

2013 ◽

Author(s):

Sung Joo Park ◽

Nitish Natu ◽

Madhavan Swaminathan ◽

Byunghyun Lee ◽

Sang Min Lee ◽

...

Keyword(s):

Network Design ◽

Timing Analysis ◽

Distribution Network ◽

Clock Distribution ◽

Distribution Network Design ◽

3D Ics ◽

Clock Distribution Network

Download Full-text

Power Efficient 3D Clock Distribution Network Design with TSV Count Optimization

Procedia Computer Science ◽

10.1016/j.procs.2016.07.197 ◽

2016 ◽

Vol 93 ◽

pp. 169-175 ◽

Author(s):

Nikhil Joshi ◽

John Reuben

Keyword(s):

Network Design ◽

Distribution Network ◽

Clock Distribution ◽

Power Efficient ◽

Distribution Network Design ◽

Clock Distribution Network

Download Full-text

Low Power Resonant Rotary Global Clock Distribution Network Design

10.17918/etd-4573 ◽

2021 ◽

Author(s):

Ying Teng

Keyword(s):

Low Power ◽

Network Design ◽

Distribution Network ◽

Clock Distribution ◽

Distribution Network Design ◽

Global Clock ◽

Clock Distribution Network

Download Full-text

Clock distribution network design for single phase energy recovery circuits

2017 International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2) ◽

10.1109/icnets2.2017.8067969 ◽

2017 ◽

Author(s):

Nunna Yamini ◽

P. Sasipriya ◽

V.S. Kanchana Bhaaskaran

Keyword(s):

Network Design ◽

Energy Recovery ◽

Single Phase ◽

Distribution Network ◽

Clock Distribution ◽

Distribution Network Design ◽

Clock Distribution Network

Download Full-text

A Self-Adaptive and PVT Insensitive Clock Distribution Network Design for High-Speed Memory Interfaces

2009 IEEE Workshop on Microelectronics and Electron Devices ◽

10.1109/wmed.2009.4816147 ◽

2009 ◽

Author(s):

Feng Lin ◽

Brent Keeth

Keyword(s):

Network Design ◽

Distribution Network ◽

Clock Distribution ◽

Distribution Network Design ◽

Clock Distribution Network ◽

Download Full-text

Cost-effective SET-tolerant clock distribution network design by mitigating single event transient propagation

Science China Information Sciences ◽

10.1007/s11432-016-9041-5 ◽

2017 ◽

Vol 60 (10) ◽

Author(s):

Peipei Hao ◽

Shuming Chen ◽

Pengcheng Huang ◽

Jianjun Chen ◽

Bin Liang

Keyword(s):

Network Design ◽

Distribution Network ◽

Cost Effective ◽

Clock Distribution ◽

Single Event ◽

Single Event Transient ◽

Distribution Network Design ◽

Clock Distribution Network

Download Full-text

Automation of clock distribution network design for digital integrated circuits using divide and conquer technique

Integration ◽

10.1016/j.vlsi.2005.08.001 ◽

2006 ◽

Vol 39 (4) ◽

pp. 407-419 ◽

Author(s):

Anu Gupta ◽

Bipin Kulkarni

Keyword(s):

Integrated Circuits ◽

Network Design ◽

Distribution Network ◽

Divide And Conquer ◽

Clock Distribution ◽

Digital Integrated Circuits ◽

Distribution Network Design ◽

Clock Distribution Network

Download Full-text

Frequency-centric resonant rotary clock distribution network design

2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) ◽

10.1109/iccad.2014.7001434 ◽

2014 ◽

Author(s):

Ying Teng ◽

Baris Taskin

Keyword(s):

Network Design ◽

Distribution Network ◽

Clock Distribution ◽

Distribution Network Design ◽

Clock Distribution Network

Download Full-text

Evaluation of alternative distribution network design strategies

10.1049/cp.2009.0923 ◽

2009 ◽

Author(s):

Chin Kim Gan ◽

N. Silva ◽

D. Pudjianto ◽

G. Strbac ◽

R. Ferris ◽

...

Keyword(s):

Network Design ◽

Distribution Network ◽

Design Strategies ◽

Distribution Network Design ◽

Alternative Distribution

Download Full-text

Examination of the impact of possible distribution network design on network losses

10.1049/cp.2009.1091 ◽

2009 ◽

Author(s):

Ding-Mei Cao ◽

D. Pudjianto ◽

G. Strbac ◽

R. Ferris ◽

I. Foster ◽

...

Keyword(s):

Network Design ◽

Distribution Network ◽

Distribution Network Design ◽

Network Losses ◽

Download Full-text

Jitter Estimation in a CMOS Tapered Buffer for an Application of Clock Distribution Network

2019 Joint International Symposium on Electromagnetic Compatibility, Sapporo and Asia-Pacific International Symposium on Electromagnetic Compatibility (EMC Sapporo/APEMC) ◽

10.23919/emctokyo.2019.8893857 ◽

2019 ◽

Author(s):

Muhammed Suhail Illikkal ◽

Jai Narayan Tripathi ◽

Hitesh Shrimali

Keyword(s):

Distribution Network ◽

Clock Distribution ◽

Clock Distribution Network

Download Full-text