Design theory and fabrication process integration of 32nm node Si, Ge and Si1-xGex vertical dual carrier field effect transistor SOC for switching and communication applications
Keyword(s):
Keyword(s):
Keyword(s):
2021 ◽
2017 ◽
Vol 17
(11)
◽
pp. 8321-8325
Keyword(s):
1964 ◽
Vol 7
(6)
◽
pp. 423-430
◽
Keyword(s):
Keyword(s):
2021 ◽
2020 ◽
Vol 8
◽
pp. 668-673
Keyword(s):
Keyword(s):
2000 ◽
Vol 39
(Part 2, No. 9A/B)
◽
pp. L908-L910
◽