Low Power VLSI Design and Technology

2014 ◽

Cited By ~ 3

Author(s):

K. N. Bhargav ◽

A. Suresh ◽

Gaurav Saini

Keyword(s):

Low Power ◽

Vlsi Design ◽

Leakage Power ◽

New Approach ◽

Low Power Vlsi Design ◽

Body Bias

Download Full-text

Low-Power VLSI Design: An Overview

Low-Power Digital VLSI Design ◽

10.1007/978-1-4615-2355-0_1 ◽

1995 ◽

pp. 1-12

Author(s):

Abdellatif Bellaouar ◽

Mohamed I. Elmasry

Keyword(s):

Low Power ◽

Vlsi Design ◽

Low Power Vlsi Design

Download Full-text

Low-power VLSI design of arithmetic and logic circuits using the multiple-threshold CMOS technique

Smart Computing ◽

10.1201/9781003167488-78 ◽

2021 ◽

pp. 624-632

Author(s):

Prachi Kataria ◽

Anuwarti Rai ◽

Aanchal Singh ◽

Ashwin Anand ◽

Raman Kapoor ◽

...

Keyword(s):

Low Power ◽

Vlsi Design ◽

Logic Circuits ◽

Multiple Threshold ◽

Low Power Vlsi Design

Download Full-text

Trends in Low-Power VLSI Design

The Electrical Engineering Handbook ◽

10.1016/b978-012170960-0/50022-0 ◽

2005 ◽

pp. 263-280 ◽

Cited By ~ 3

Author(s):

Tarek Darwish ◽

Magdy Bayoumi

Keyword(s):

Low Power ◽

Vlsi Design ◽

Low Power Vlsi Design

Download Full-text

Mixed multi-threshold differential cascode voltage switch (MT-DCVS) circuit styles and strategies for low power VLSI design

ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581) ◽

10.1145/383082.383156 ◽

2001 ◽

Cited By ~ 4

Author(s):

W. Chen ◽

W. Hwang ◽

P. Kudva ◽

G. Gristede ◽

S. Kosonocky ◽

...

Keyword(s):

Low Power ◽

Vlsi Design ◽

Low Power Vlsi Design

Download Full-text

A new leakage reduction method for ultra low power VLSI design for portable devices

2012 2nd International Conference on Power, Control and Embedded Systems ◽

10.1109/icpces.2012.6508074 ◽

2012 ◽

Cited By ~ 4

Author(s):

Asif Jahangir Chowdhury ◽

Md. Shahriar Rizwan ◽

Shahriar Jalal Nibir ◽

Md. Rifat Alam Siddique

Keyword(s):

Low Power ◽

Reduction Method ◽

Vlsi Design ◽

Portable Devices ◽

Ultra Low Power ◽

Leakage Reduction ◽

Low Power Vlsi Design

Download Full-text

A pulse-triggered TSPC flip-flop for high-speed low-power VLSI design applications

ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187) ◽

10.1109/iscas.1998.706849 ◽

2002 ◽

Cited By ~ 2

Author(s):

Jinn-Shyan Wang ◽

Po-Hui Yang

Keyword(s):

Low Power ◽

High Speed ◽

Vlsi Design ◽

Flip Flop ◽

Low Power Vlsi Design

Download Full-text

A low-power VLSI design methodology for high bit-rate data communications over UTP channel

ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187) ◽

10.1109/iscas.1998.705314 ◽

2002 ◽

Cited By ~ 1

Author(s):

M. Goez ◽

N.R. Shanbhag

Keyword(s):

Low Power ◽

Design Methodology ◽

Vlsi Design ◽

Data Communications ◽

Rate Data ◽

Bit Rate ◽

High Bit Rate ◽

Vlsi Design Methodology ◽

Low Power Vlsi Design

Download Full-text

"Low-power VLSI design and implementation, from another point of view"

Proceedings of 2005 IEEE International Workshop on VLSI Design and Video Technology, 2005. ◽

10.1109/iwvdvt.2005.1504442 ◽

2005 ◽

Author(s):

Chunyan Wang

Keyword(s):

Low Power ◽

Vlsi Design ◽

Point Of View ◽

Design And Implementation ◽

Low Power Vlsi Design

Download Full-text

A novel architecture for nanometer scale low power VLSI design

2012 15th International Conference on Computer and Information Technology (ICCIT) ◽

10.1109/iccitechn.2012.6509711 ◽

2012 ◽

Cited By ~ 2

Author(s):

Parag Barua

Keyword(s):

Low Power ◽

Vlsi Design ◽

Nanometer Scale ◽

Low Power Vlsi Design

Download Full-text

Low Power VLSI Design and Technology

Stacked keeper with body bias: A new approach to reduce leakage power for low power VLSI design

Low-Power VLSI Design: An Overview

Low-power VLSI design of arithmetic and logic circuits using the multiple-threshold CMOS technique

Trends in Low-Power VLSI Design

Mixed multi-threshold differential cascode voltage switch (MT-DCVS) circuit styles and strategies for low power VLSI design

A new leakage reduction method for ultra low power VLSI design for portable devices

A pulse-triggered TSPC flip-flop for high-speed low-power VLSI design applications

A low-power VLSI design methodology for high bit-rate data communications over UTP channel

"Low-power VLSI design and implementation, from another point of view"

A novel architecture for nanometer scale low power VLSI design

Export Citation Format