Power and Energy Efficient Standard Cell Library Design in CDM Logic Style with FinFET Transistors

Author(s):  
Ashish Joshi ◽  
Thejaswani Putta ◽  
Tooraj Nikoubin
Heliyon ◽  
2020 ◽  
Vol 6 (6) ◽  
pp. e04168
Author(s):  
Kenza Charafeddine ◽  
Faissal Ouardi

Sign in / Sign up

Export Citation Format

Share Document