Study and Simulation of Dead-Time Compensation for the Voltage Source SVPWM Inverter
The dead-time effect of the SVPWM inverter was analyzed as well as its effect on the control system performance (distortion of phase voltage and zero-current clamp phenomenon of phase current, etc).Then, basing on the analysis about the generation of the dead-time effect, the error voltage vector compensation strategy was raised. In order to verify the correctness and reasonableness of the compensation strategy, simulation system was constructed in use of Matlab/Simulink software to implement analysis and research. Simulation results show that the zero-current clamp phenomenon of phase current was basically eliminated after using the dead-time compensation. Then spectrum analysis was made for the phase current waveform, which showed that the compensation strategy weakened the fifth and seventh harmonic waveform brought by the dead for the inverter, significantly improved sinusoidal and system control performance of the phase current, and proved the theoretical correctness and experimental feasibility.