Ultra‐low power pass‐transistor‐logic‐based delay line design for sub‐threshold applications

2016 ◽  
Vol 52 (23) ◽  
pp. 1910-1912 ◽  
Author(s):  
R.N. Tadros ◽  
N. Dasari ◽  
P.A. Beerel
Keyword(s):  
Low Power ◽  
Delay Line ◽  
Ultra Low Power ◽  
Pass Transistor ◽  
Pass Transistor Logic ◽  
Line Design

Tunnel FET-based pass-transistor logic for ultra-low-power applications

2011 ◽  
Author(s):  
Sung Hwan Kim ◽  
Zachery A. Jacobson ◽  
Pratik Patel ◽  
Chenming Hu ◽  
Tsu-Jae King Liu
Keyword(s):  
Low Power ◽  
Ultra Low Power ◽  
Tunnel Fet ◽  
Pass Transistor ◽  
Pass Transistor Logic

scholarly journals Sleepy- Gate Diffusion Input (S-GDI) — Ultra Low Power Technique for Digital Design

2019 ◽  
Vol 9 (1) ◽  
pp. 4340-4347
Keyword(s):  
Low Power ◽  
Power Efficiency ◽  
Digital Design ◽  
Total Power ◽  
Power Comparison ◽  
Ultra Low Power ◽  
Power Efficient ◽  
Area Efficiency ◽  
Pass Transistor ◽  
Pass Transistor Logic

In this paper we propose a power efficient technique called Sleepy- Gate Diffusion Input (S-GDI) that can be used for efficient digital design at nano scale foundries. For area and power comparison, ten prior techniques are taken in to consideration and applied on XOR gate, 1-bit adder, 1-bit comparator and 4- bit up-down counter. All techniques are parametrically analyzed on 65nm technology. The proposed S-GDI technique has been observed power efficient as compared to Complementary CMOS technique (CCT), Complementary Pass Transistor Logic (CPTL), DCMOS (Differential CMOS), Differential Cascode Voltage Switch with Pass Gate Logic (DCVSPG), Energy Economized Pass Transistor Logic (EEPL), Lean Integration with Pass Transistors (LEAP), Push-Pull Pass Transistor Logic (PPL), Pass Transistor Logic (PTL), CMOS with Transmission Gate (TG) and Gate diffusion Input (GDI). As compared to GDI technique S-GDI is showing 96.20%, 93.65%, 97.88% and 98.22% power efficiency for XOR, 1-bit adder, 1-bit comparator and 4-bit up-down counter respectively. S-GDI is showing area efficiency of 17.16% and 28.1% for XOR, 41.26% and 53.89% for 1-bit adder, 7.6% and 21.76% for 1-bit comparator and 6.7% and 28% for up-down counter over EEPL and DCMOS technique respectively. Although other techniques except EEPL and DCMOS techniques are area efficient as compared to proposed technique but this is on the expense of higher total power dissipation. So, PDP (power delay products) of all considered techniques are also calculated on 65nm technology for both SUM and CARRY outputs of 1-bit adder. In both cases power delay product for S-GDI technique is very less as compared to all other considered technique. Due to efficiency of S-GDI in terms of considered parameters, this technique can be efficiently used for low power applications

scholarly journals A 16-bit redundant binary multiplier using low-power pass-transistor logic SPL

2002 ◽  
Author(s):  
H. Sakamoto ◽  
H. Ochi ◽  
K. Uda ◽  
K. Taki ◽  
Bu-Yeol Lee ◽  
...  
Keyword(s):  
Low Power ◽  
Pass Transistor ◽  
Binary Multiplier ◽  
Pass Transistor Logic

scholarly journals Low power 18T pass transistor logic ripple carry adder

2015 ◽  
Vol 12 (6) ◽  
pp. 20150176-20150176 ◽  
Author(s):  
Veeraiyah Thangasamy ◽  
Noor Ain Kamsani ◽  
Mohd Nizar Hamidon ◽  
Shaiful Jahari Hashim ◽  
Zubaida Yusoff ◽  
...  
Keyword(s):  
Low Power ◽  
Ripple Carry Adder ◽  
Pass Transistor ◽  
Pass Transistor Logic

scholarly journals An ultra-low-power, low-voltage electronic audio delay line for use in hearing aids

1998 ◽  
Vol 33 (2) ◽  
pp. 291-294 ◽  
Author(s):  
L.P.L. van Dijk ◽  
A.C. van der Woerd ◽  
J. Mulder ◽  
A.H.M. van Roermund
Keyword(s):  
Low Power ◽  
Hearing Aids ◽  
Delay Line ◽  
Low Voltage ◽  
Ultra Low Power
Sign in / Sign up

Export Citation Format

Share Document