Low noise frequency synthesizer with self-calibrated voltage controlled oscillator and accurate AFC algorithm

2014 ◽  
Vol 35 (9) ◽  
pp. 095007 ◽  
Author(s):  
Peng Qin ◽  
Jinbo Li ◽  
Jian Kang ◽  
Xiaoyong Li ◽  
Jianjun Zhou
2020 ◽  
Vol 55 (3) ◽  
pp. 592-601
Author(s):  
Amr Khashaba ◽  
Ahmed Elkholy ◽  
Karim M. Megawer ◽  
Mostafa Gamal Ahmed ◽  
Pavan Kumar Hanumolu

Author(s):  
Shayan Farahvash ◽  
William Roberts ◽  
Jake Easter ◽  
Rachel Wei ◽  
David Stegmeir ◽  
...  

2020 ◽  
Author(s):  
Ze Cheng ◽  
Weiming Li ◽  
Dianwei Zhang ◽  
Qiliang Chen

Author(s):  
Shitesh Tiwari ◽  
Sumant Katiyal ◽  
Parag Parandkar

Voltage Controlled Oscillator (VCO) is an integral component of most of the receivers such as GSM, GPS etc. As name indicates, oscillation is controlled by varying the voltage at the capacitor of LC tank. By varying the voltage, VCO can generate variable frequency of oscillation. Different VCO Parameters are contrasted on the basis of phase noise, tuning range, power consumption and FOM. Out of these phase noise is dependent on quality factor, power consumption, oscillation frequency and current. So, design of LC VCO at low power, low phase noise can be obtained with low bias current at low voltage.  Nanosize transistors are also contributes towards low phase noise. This paper demonstrates the design of low phase noise LC VCO with 4.89 GHz tuning range from 7.33-11.22 GHz with center frequency at 7 GHz. The design uses 32nm technology with tuning voltage of 0-1.2 V. A very effective Phase noise of -114 dBc / Hz is obtained with FOM of -181 dBc/Hz. The proposed work has been compared with five peer LC VCO designs working at higher feature sizes and outcome of this performance comparison dictates that the proposed work working at better 32 nm technology outperformed amongst others in terms of achieving low Tuning voltage and moderate FoM, overshadowed by a little expense of power dissipation. 


2021 ◽  
pp. 2140002
Author(s):  
Yanbo Chen ◽  
Shubin Zhang

Phase Locked Loop (PLL) circuit plays an important part in electronic communication system in providing high-frequency clock, recovering the clock from data signal and so on. The performance of PLL affects the whole system. As the frequency of PLL increases, designing a PLL circuit with lower jitter and phase noise becomes a big challenge. To suppress the phase noise, the optimization of Voltage Controlled Oscillator (VCO) is very important. As the power supply voltage degrades, the VCO becomes more sensitive to supply noise. In this work, a three-stage feedforward ring VCO (FRVCO) is designed and analyzed to increase the output frequency. A novel supply-noise sensing (SNS) circuit is proposed to suppress the supply noise’s influence on output frequency. Based on these, a 1.2 V 2 GHz PLL circuit is implemented in 110 nm CMOS process. The phase noise of this CMOS charge pump (CP) PLL is 117 dBc/Hz@1 MHz from test results which proves it works successfully in suppressing phase noise.


Sign in / Sign up

Export Citation Format

Share Document