NEC ampacity tables, circuit sizing, and developing standardized tables

IEEE Transactions on Industry Applications ◽

10.1109/28.55976 ◽

1990 ◽

Vol 26 (3) ◽

pp. 450-462

Author(s):

R.A. Fuselier

Keyword(s):

Download Full-text

Operational amplifier circuit sizing based on NSGA-II and particle swarm optimization

2017 International Conference on Networks & Advances in Computational Technologies (NetACT) ◽

10.1109/netact.2017.8076742 ◽

2017 ◽

Author(s):

A Sasikumar ◽

R Muthaiah

Keyword(s):

Particle Swarm Optimization ◽

Operational Amplifier ◽

Particle Swarm ◽

Nsga Ii ◽

Swarm Optimization ◽

Amplifier Circuit ◽

Download Full-text

Energy optimization of pipelined digital systems using circuit sizing and supply scaling

IEEE Transactions on Very Large Scale Integration (VLSI) Systems ◽

10.1109/tvlsi.2005.863760 ◽

2006 ◽

Vol 14 (2) ◽

pp. 122-134 ◽

Author(s):

H.Q. Dao ◽

B.R. Zeydel ◽

V.G. Oklobdzija

Keyword(s):

Energy Optimization ◽

Digital Systems ◽

Download Full-text

Adaptive response surface modeling-based method for analog circuit sizing

IEEE International SOC Conference, 2004. Proceedings. ◽

10.1109/socc.2004.1362368 ◽

2004 ◽

Author(s):

Donghoon Han ◽

A. Chattejee

Keyword(s):

Response Surface ◽

Adaptive Response ◽

Analog Circuit ◽

Surface Modeling ◽

Response Surface Modeling ◽

Download Full-text

Process Variation-Aware Analog Circuit Sizing: Uncertain Optimization

Automated Design of Analog and High-frequency Circuits - Studies in Computational Intelligence ◽

10.1007/978-3-642-39162-0_5 ◽

2013 ◽

pp. 85-105

Author(s):

Bo Liu ◽

Georges Gielen ◽

Francisco V. Fernández

Keyword(s):

Analog Circuit ◽

Process Variation ◽

Circuit Sizing ◽

Uncertain Optimization

Download Full-text

AIDA-C Layout-Aware Circuit Sizing Results

Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects ◽

10.1007/978-3-319-42037-0_7 ◽

2016 ◽

pp. 147-175

Author(s):

Nuno Lourenço ◽

Ricardo Martins ◽

Nuno Horta

Keyword(s):

Download Full-text

DESA: a new hybrid global optimization method and its application to analog integrated circuit sizing

Journal of Global Optimization ◽

10.1007/s10898-008-9307-9 ◽

2008 ◽

Vol 44 (1) ◽

pp. 53-77 ◽

Author(s):

Jernej Olenšek ◽

Árpád Bűrmen ◽

Janez Puhan ◽

Tadej Tuma

Keyword(s):

Global Optimization ◽

Integrated Circuit ◽

Optimization Method ◽

Global Optimization Method ◽

Analog Integrated Circuit ◽

Download Full-text

AIDA-PEx: Accurate parasitic extraction for layout-aware analog integrated circuit sizing

2015 11th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) ◽

10.1109/prime.2015.7251351 ◽

2015 ◽

Author(s):

Bruno Cardoso ◽

Ricardo Martins ◽

Nuno Lourenco ◽

Nuno Horta

Keyword(s):

Integrated Circuit ◽

Analog Integrated Circuit ◽

Parasitic Extraction ◽

Download Full-text

Parasitic-aware gm/ID-based many-objective analog/RF circuit sizing

2018 19th International Symposium on Quality Electronic Design (ISQED) ◽

10.1109/isqed.2018.8357272 ◽

2018 ◽

Author(s):

Tuotian Liao ◽

Lihong Zhang

Keyword(s):

Circuit Sizing ◽

Download Full-text

COPRICSI: COnstraint-PRogrammed Initial Circuit SIzing

Integration ◽

10.1016/j.vlsi.2020.10.002 ◽

2021 ◽

Vol 76 ◽

pp. 148-158

Author(s):

Inga Abel ◽

Maximilian Neuner ◽

Helmut Graeb

Keyword(s):

Download Full-text

A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example

Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017 ◽

10.23919/date.2017.7927115 ◽

2017 ◽

Author(s):

Andreas Gerlach ◽

Juergen Scheible ◽

Thoralf Rosahl ◽

Frank-Thomas Eitrich

Keyword(s):

Analog Circuits ◽

Selection Method ◽

Circuit Sizing ◽

Topology Selection

Download Full-text