Accurate high-speed performance prediction for full differential current-mode logic: the effect of dielectric anisotropy

Author(s):  
A. Garg ◽  
Y.L. Le Coz ◽  
H.J. Greub ◽  
R.B. Iverson ◽  
R.F. Philhower ◽  
...  
1996 ◽  
Vol 31 (8) ◽  
pp. 1165-1169 ◽  
Author(s):  
A. Bellaouar ◽  
H. Touzene

2015 ◽  
Vol 24 (04) ◽  
pp. 1550048 ◽  
Author(s):  
Amir Fathi ◽  
Abdollah Khoei ◽  
Khayrollah Hadidi

This paper describes the design of a high speed min/max architecture based on a new current comparator. The main advantage of the proposed circuit which employs a novel preamplifier-latch comparator is the higher operating frequency feature in comparison with previous works. Because the comparator can work in voltage mode, the min/max structure can be redesigned either in voltage or current mode. The designed comparator is refreshed without any external clock. Therefore, it does not degrade the speed performance of proposed min/max structure. These features along with low power consumption qualify the proposed architecture to be widely used in high speed fuzzy logic controllers (FLCs). Post-layout simulation results confirm 3.4 GS/s comparison rate with 9-bit resolution for a 0.9 V peak-to-peak input signal range for the comparator and 800 MHz operating frequency for min/max circuit. The power consumption of whole structure is 912 μW from a 1.8 V power supply using TSMC 0.18-μm CMOS technology.


Sign in / Sign up

Export Citation Format

Share Document