Double-Via-Driven Standard Cell Library Design

2007 Design, Automation & Test in Europe Conference & Exhibition ◽

10.1109/date.2007.364460 ◽

2007 ◽

Author(s):

Tsai-Ying Lin ◽

Tsung-Han Lin ◽

Hui-Hsiang Tung ◽

Rung-Bin Lin

Keyword(s):

Standard Cell ◽

Library Design ◽

Standard Cell Library ◽

Download Full-text

STEEL: A technique for stress-enhanced standard cell library design

2008 IEEE/ACM International Conference on Computer-Aided Design ◽

10.1109/iccad.2008.4681652 ◽

2008 ◽

Author(s):

Brian T. Cline ◽

Vivek Joshi ◽

Dennis Sylvester ◽

David Blaauw

Keyword(s):

Standard Cell ◽

Library Design ◽

Standard Cell Library ◽

Download Full-text

Aging-aware standard cell library design

Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014 ◽

10.7873/date.2014.274 ◽

2014 ◽

Author(s):

Saman Kiamehr ◽

Farshad Firouzi ◽

Mojtaba Ebrahimi ◽

Mehdi B. Tahoori

Keyword(s):

Standard Cell ◽

Library Design ◽

Standard Cell Library ◽

Download Full-text

Power efficient standard cell library design

2009 IEEE Dallas Circuits and Systems Workshop (DCAS) ◽

10.1109/dcas.2009.5505245 ◽

2009 ◽

Author(s):

Ryan Afonso ◽

Mohammad Rahman ◽

Hiran Tennakoon ◽

Carl Sechen

Keyword(s):

Standard Cell ◽

Library Design ◽

Power Efficient ◽

Standard Cell Library ◽

Download Full-text

MEPNTC: A Standard-Cell Library Design Scheme Extending the Minimum-Energy-Point Operation of Near-$V_{th}$ Computing

2020 IEEE 38th International Conference on Computer Design (ICCD) ◽

10.1109/iccd50377.2020.00032 ◽

2020 ◽

Author(s):

Anuradha C. Ranasinghe ◽

Sabih H. Gerez

Keyword(s):

Minimum Energy ◽

Standard Cell ◽

Library Design ◽

Standard Cell Library ◽

Cell Library ◽

Energy Point ◽

Design Scheme ◽

Minimum Energy Point

Download Full-text

A Novel Characterization Method of Click Element Based on Cutting Feedback Loops in Standard Cell Library Design

2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC) ◽

10.1109/edssc.2019.8754341 ◽

2019 ◽

Author(s):

Yanhai Jiang ◽

Hui Wu ◽

Hong Chen

Keyword(s):

Feedback Loops ◽

Standard Cell ◽

Library Design ◽

Standard Cell Library ◽

Download Full-text

Standard cell library design and optimization methodology for ASAP7 PDK: (Invited paper)

2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) ◽

10.1109/iccad.2017.8203890 ◽

2017 ◽

Author(s):

Xiaoqing Xu ◽

Nishi Shah ◽

Andrew Evans ◽

Saurabh Sinha ◽

Brian Cline ◽

...

Keyword(s):

Standard Cell ◽

Library Design ◽

Design And Optimization ◽

Standard Cell Library ◽

Cell Library ◽

Optimization Methodology

Download Full-text

Sub-threshold standard cell library design for ultra-low power biomedical applications

2013 35th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC) ◽

10.1109/embc.2013.6609785 ◽

2013 ◽

Author(s):

Ming-Zhong Li ◽

Chio-In Ieong ◽

Man-Kay Law ◽

Pui-In Mak ◽

Mang-I Vai ◽

...

Keyword(s):

Low Power ◽

Biomedical Applications ◽

Standard Cell ◽

Library Design ◽

Ultra Low Power ◽

Standard Cell Library ◽

Download Full-text

Novel methodology to determine leakage power in standard cell library design

Heliyon ◽

10.1016/j.heliyon.2020.e04168 ◽

2020 ◽

Vol 6 (6) ◽

pp. e04168

Author(s):

Kenza Charafeddine ◽

Faissal Ouardi

Keyword(s):

Leakage Power ◽

Standard Cell ◽

Library Design ◽

Standard Cell Library ◽

Download Full-text

Six‐track multi‐finger standard cell library design for near‐threshold voltage operation in 130 nm complementary metal oxide semiconductor technology

IET Circuits Devices & Systems ◽

10.1049/iet-cds.2018.5542 ◽

2019 ◽

Vol 13 (5) ◽

pp. 710-716 ◽

Author(s):

Yang Wei Lim ◽

Noor Ain Kamsani ◽

Roslina Mohd Sidek ◽

Shaiful Jahari Hashim ◽

Fakhrul Zaman Rokhani

Keyword(s):

Metal Oxide ◽

Threshold Voltage ◽

Complementary Metal Oxide Semiconductor ◽

Metal Oxide Semiconductor ◽

Oxide Semiconductor ◽

Standard Cell ◽

Library Design ◽

Semiconductor Technology ◽

Standard Cell Library ◽

Download Full-text

Power and Energy Efficient Standard Cell Library Design in CDM Logic Style with FinFET Transistors

Proceedings of the 7th International Conference on Computing Communication and Networking Technologies - ICCCNT '16 ◽

10.1145/2967878.2967891 ◽

2016 ◽

Author(s):

Ashish Joshi ◽

Thejaswani Putta ◽

Tooraj Nikoubin

Keyword(s):

Energy Efficient ◽

Standard Cell ◽

Library Design ◽

Standard Cell Library ◽

Cell Library ◽

Power And Energy

Download Full-text