A multi-phase clock design for super high-speed time interleaved analog-to-digital converter

Author(s):  
Yu-Han Gao ◽  
Yong-Lu Wang ◽  
Zheng-Ping Zhang
Sign in / Sign up

Export Citation Format

Share Document