A multi-phase clock design for super high-speed time interleaved analog-to-digital converter
Keyword(s):
2007 ◽
Vol E90-C
(6)
◽
pp. 1156-1164
◽
Keyword(s):
2012 ◽
Vol 3
(2)
◽
pp. 125-131
◽
Keyword(s):
Keyword(s):
2011 ◽
Vol 32
(9)
◽
pp. 095010
◽
Keyword(s):
Keyword(s):