Modeling techniques for board level drop test for a wafer-level package

Author(s):  
Harpreet S. Dhiman ◽  
Xuejun Fan ◽  
Tiao Zhou
2008 ◽  
Vol 48 (4) ◽  
pp. 602-610 ◽  
Author(s):  
Xiaowu Zhang ◽  
Vaidyanathan Kripesh ◽  
T.C. Chai ◽  
Teck Chun Tan ◽  
D. Pinjala

Sign in / Sign up

Export Citation Format

Share Document