A low power test vector seed generation algorithm for SoC

2020 ◽  
Author(s):  
Hongjian Wang ◽  
Jing Hu ◽  
Ming Hu ◽  
Zhongqiu Xu
Keyword(s):  
Low Power ◽  
Test Vector ◽  
Generation Algorithm ◽  
Power Test ◽  
Low Power Test

Low-Latency and Low-Power Test-Vector Selector for Reed-Solomon’s Low-Complexity Chase

2020 ◽  
Vol 67 (12) ◽  
pp. 3362-3366
Author(s):  
Francisco Garcia-Herrero ◽  
Alfonso Sanchez-Macian ◽  
Juan Antonio Maestro
Keyword(s):  
Low Power ◽  
Low Complexity ◽  
Low Latency ◽  
Test Vector ◽  
Power Test ◽  
Low Power Test

Access-in-turn test architecture for low-power test application

2016 ◽  
Vol 104 (3) ◽  
pp. 433-441 ◽  
Author(s):  
Weizheng Wang ◽  
JinCheng Wang ◽  
Zengyun Wang ◽  
Lingyun Xiang
Keyword(s):  
Low Power ◽  
Power Test ◽  
Low Power Test ◽  
Test Application ◽  
Test Architecture

A low power test pattern generation for built-in self-test based circuits

2011 ◽  
Vol 98 (3) ◽  
pp. 301-309 ◽  
Author(s):  
Bo Ye ◽  
Tianwang Li ◽  
Qian Zhao ◽  
Duo Zhou ◽  
Xiaohua Wang ◽  
...  
Keyword(s):  
Low Power ◽  
Test Pattern ◽  
Pattern Generation ◽  
Test Pattern Generation ◽  
Power Test ◽  
Low Power Test ◽  
Self Test ◽  
Built In Self Test
Sign in / Sign up

Export Citation Format

Share Document