Performance Boost using a New Device Design Methodology Based on Characteristic Current for Low-Power CMOS

Author(s):  
E. Yoshida ◽  
Y. Momiyama ◽  
M. Miyamoto ◽  
T. Saiki ◽  
M. Kojima ◽  
...  
Author(s):  
Tsuneo Tsukahara ◽  
Mitsuru Harada ◽  
Mamoru Ugajin ◽  
Junichi Kodate ◽  
Akihirro Yamagishi

1998 ◽  
Vol 45 (3) ◽  
pp. 634-642 ◽  
Author(s):  
J.-C. Lu ◽  
W.C. Holton ◽  
J.S. Fenner ◽  
S.C. Williams ◽  
K.W. Kim ◽  
...  

2011 ◽  
Vol 6 (1) ◽  
pp. 7-17
Author(s):  
Dalton Colombo ◽  
Christian Fayomi ◽  
Frederic Nabki ◽  
Luiz F. Ferreira ◽  
Gilson Wirth ◽  
...  

This paper presents an analog design methodology, which uses the selection of the inversion coefficient of MOS devices, to design low-voltage and low-power (LVLP) CMOS voltage references. The motivation of this work comes from the demand for analog design methods that optimize the sizing process of transistors working in subthreshold operation. The advantage of the presented method – compared to the traditional approaches for circuit design – is the reduction of design cycle time and the minimization of simulation iterations when the proposed equations are used. As a case study, a LVLP voltage reference based on subthreshold MOSFETs with a supply voltage of 0.7 V was designed in a 0.18-μm CMOS technology.


Sign in / Sign up

Export Citation Format

Share Document