A 0.3V Low Cost Low Power 24 GHz Low Noise Amplifier with Body Bias Technology

Author(s):  
Ming-Yu Huang ◽  
Ren-Yuan Huang ◽  
Ro-Min Weng
2019 ◽  
Vol 38 (12) ◽  
pp. 5448-5466 ◽  
Author(s):  
Majid Yaghoobi ◽  
Mohammad Yavari ◽  
Hassan Ghafoorifard

2015 ◽  
Vol 78 (1) ◽  
Author(s):  
Anishaziela Azizan ◽  
Sohiful Anuar Zainol Murad

This paper presents a 0.3 mW 2.4 GHz low-power low-noise amplifier (LNA) using a forward-body bias technique for a wireless sensor network. The proposed LNA is implemented using CMOS 0.13-µm Silterra technology. The forward-body bias technique with a cascode configuration has been adopted in order to obtain low power consumption. A low supply voltage of 0.5 V is used to optimize the trade-offs between the LNA performances. The post-layout simulation results indicate that a power consumption of 0.3 mW is achieved. The simulated input return loss (S11) is less than -17.71 dB while the output return loss (S22) is below -14.83 dB. Moreover, the gain (S21) of 9.86 dB, the noise figure (NF) of 5.11 dB and the input-referred third-order intercept point (IIP3) of -7.5 dBm at 2.4 GHz is obtained with the calculated figure of merit (FOM) of 4.64 (1/mW).


2018 ◽  
Vol 138 (1) ◽  
pp. 84-85
Author(s):  
Nobuaki Mitsuya ◽  
Yuki Fukuda ◽  
Kawori Sekine ◽  
Kazuyuki Wada

2021 ◽  
Author(s):  
Rafael Vieira ◽  
Nuno Horta ◽  
Nuno Lourenço ◽  
Ricardo Póvoa

2021 ◽  
Vol 3 (4) ◽  
Author(s):  
S. Chrisben Gladson ◽  
Adith Hari Narayana ◽  
V. Thenmozhi ◽  
M. Bhaskar

AbstractDue to the increased processing data rates, which is required in applications such as fifth-generation (5G) wireless networks, the battery power will discharge rapidly. Hence, there is a need for the design of novel circuit topologies to cater the demand of ultra-low voltage and low power operation. In this paper, a low-noise amplifier (LNA) operating at ultra-low voltage is proposed to address the demands of battery-powered communication devices. The LNA dual shunt peaking and has two modes of operation. In low-power mode (Mode-I), the LNA achieves a high gain ($$S21$$ S 21 ) of 18.87 dB, minimum noise figure ($${NF}_{min.}$$ NF m i n . ) of 2.5 dB in the − 3 dB frequency range of 2.3–2.9 GHz, and third-order intercept point (IIP3) of − 7.9dBm when operating at 0.6 V supply. In high-power mode (Mode-II), the achieved gain, NF, and IIP3 are 21.36 dB, 2.3 dB, and 13.78dBm respectively when operating at 1 V supply. The proposed LNA is implemented in UMC 180 nm CMOS process technology with a core area of $$0.40{\mathrm{ mm}}^{2}$$ 0.40 mm 2 and the post-layout validation is performed using Cadence SpectreRF circuit simulator.


Sign in / Sign up

Export Citation Format

Share Document