Global interconnect optimization with simultaneous macrocell placement and repeater insertion

IEEE International SOC Conference, 2004. Proceedings. ◽

10.1109/socc.2004.1362456 ◽

2004 ◽

Author(s):

Yuantao Peng ◽

Xun Liu

Keyword(s):

Interconnect Optimization ◽

Global Interconnect

Download Full-text

A Global Interconnect Optimization Scheme for Nanometer Scale VLSI With Implications for Latency, Bandwidth, and Power Dissipation

IEEE Transactions on Electron Devices ◽

10.1109/ted.2003.820651 ◽

2004 ◽

Vol 51 (2) ◽

pp. 195-203 ◽

Author(s):

M.L. Mui ◽

K. Banerjee ◽

A. Mehrotra

Keyword(s):

Power Dissipation ◽

Nanometer Scale ◽

Optimization Scheme ◽

Interconnect Optimization ◽

Global Interconnect

Download Full-text

Effects of temperature in deep-submicron global interconnect optimization in future technology nodes

Microelectronics Journal ◽

10.1016/j.mejo.2004.06.017 ◽

2004 ◽

Vol 35 (10) ◽

pp. 849-857 ◽

Author(s):

Mariagrazia Graziano ◽

Mario R. Casu ◽

Guido Masera ◽

Gianluca Piccinini ◽

Maurizio Zamboni

Keyword(s):

Deep Submicron ◽

Future Technology ◽

Interconnect Optimization ◽

Effects Of Temperature ◽

Global Interconnect ◽

Technology Nodes

Download Full-text

System-on-a-chip global interconnect optimization

15th Annual IEEE International ASIC/SOC Conference ◽

10.1109/asic.2002.1158092 ◽

2003 ◽

Author(s):

A. Naeemi ◽

R. Venkatesan ◽

J.D. Meindl

Keyword(s):

Interconnect Optimization ◽

System On A Chip ◽

Global Interconnect

Download Full-text

Global Interconnect Optimization in the Presence of On-chip Inductance

2007 IEEE International Symposium on Circuits and Systems ◽

10.1109/iscas.2007.378048 ◽

2007 ◽

Author(s):

Abinash Roy ◽

Masud H. Chowdhury

Keyword(s):

Interconnect Optimization ◽

Global Interconnect ◽

Download Full-text

Effects of Temperature in Deep-Submicron Global Interconnect Optimization

Lecture Notes in Computer Science - Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation ◽

10.1007/978-3-540-39762-5_11 ◽

2003 ◽

pp. 90-100 ◽

Author(s):

M. R. Casu ◽

M. Graziano ◽

G. Piccinini ◽

G. Masera ◽

M. Zamboni

Keyword(s):

Deep Submicron ◽

Interconnect Optimization ◽

Effects Of Temperature ◽

Global Interconnect

Download Full-text

Global Interconnect Optimization

2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) ◽

10.1109/iccad45719.2019.8942155 ◽

2019 ◽

Author(s):

Siad Daboul ◽

Stephan Held ◽

Bento Natura ◽

Daniel Rotter

Keyword(s):

Interconnect Optimization ◽

Global Interconnect

Download Full-text

A Global Interconnect Optimization Algorithm under Accurate Delay Model Using Solution Space Smoothing

2005 IEEE International Symposium on Circuits and Systems ◽

10.1109/iscas.2005.1464532 ◽

2005 ◽

Author(s):

Yici Cai ◽

Yibo Wang ◽

Xianlong Hong

Keyword(s):

Optimization Algorithm ◽

Solution Space ◽

Delay Model ◽

Interconnect Optimization ◽

Global Interconnect ◽

Accurate Delay Model

Download Full-text

Exploration of Segmented Bus As Scalable Global Interconnect for Neuromorphic Computing

Proceedings of the 2019 on Great Lakes Symposium on VLSI - GLSVLSI '19 ◽

10.1145/3299874.3319491 ◽

2019 ◽

Author(s):

Adarsha Balaji ◽

Yuefeng Wu ◽

Anup Das ◽

Francky Catthoor ◽

Siebren Schaafsma

Keyword(s):

Neuromorphic Computing ◽

Global Interconnect

Download Full-text

A global interconnect link design for many-core microprocessors

Proceedings of the 1st international forum on Next-generation multicore/manycore technologies - IFMT '08 ◽

10.1145/1463768.1463787 ◽

2008 ◽

Author(s):

DiaaEldin Khalil ◽

Yehea Ismail

Keyword(s):

Global Interconnect ◽

Download Full-text

RT-level interconnect optimization in DSM regime

Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era ◽

10.1109/iwv.2000.844543 ◽

2002 ◽

Author(s):

S. Katkoori ◽

S. Alupoaei

Keyword(s):

Interconnect Optimization

Download Full-text