scholarly journals A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy

2007 ◽  
Vol 54 (3) ◽  
pp. 247-251 ◽  
Author(s):  
Volodymyr Kratyuk ◽  
Pavan Kumar Hanumolu ◽  
Un-Ku Moon ◽  
Kartikeya Mayaram
Keyword(s):  
Design Procedure ◽  
Charge Pump ◽  
Phase Locked Loop ◽  
Phase Locked Loops ◽  
Digital Phase ◽  
Digital Phase Locked Loops ◽  
A Charge

scholarly journals Charge Pump Phase-Locked Loops and Full Wave Rectifiers for Reachability Analysis

10.29007/x211 ◽  
2018 ◽  
Author(s):  
Omar Beg ◽  
Ali Davoudi ◽  
Taylor T Johnson
Keyword(s):  
Formal Verification ◽  
Charge Pump ◽  
Phase Locked Loop ◽  
Reachability Analysis ◽  
Phase Locked Loops ◽  
Hybrid Automata ◽  
Mixed Signal ◽  
Full Wave ◽  
Mission Critical ◽  
A Charge

Analog-mixed signal (AMS) circuits are widely used in various mission-critical applications necessitating their formal verification prior to implementation. We consider modeling two AMS circuits as hybrid automata, particularly a charge pump phase-locked loop (CP-PLL) and a full-wave rectifier (FWR). We present executable models for the benchmarks in SpaceEx format, perform reachability analysis, and demonstrate their automatic conversion to MathWorks Simulink/Stateflow (SLSF) format using the HyST tool. Moreover, as a next step towards implementation, we present the VHDL-AMS description of a circuit based on the verified model.

scholarly journals Phase Locking in Millimeter Wave Frequency Synthesizers - Design overview of Charge Pump Phase Locked Loops

2020 ◽  
Vol 19 ◽  
Keyword(s):  
Communication Systems ◽  
Phase Locking ◽  
Low Frequency ◽  
Charge Pump ◽  
Local Oscillator ◽  
Phase Locked Loop ◽  
System Level ◽  
Phase Locked Loops ◽  
Frequency Components ◽  
A Charge

Phase Locked Loops are key blocks which are widely adopted in all area of electronics, especially transceivers in wireless communication systems. The application of Phase Locked Loop varies from generation of local oscillator signal for upconversion and down conversion, generation and distribution of clock signals and jitter reduction. The most extensive use of Phase Locked Loop is for frequency synthesis. The requirements of synthesizer architectures depend on various system requirements and specifications which are based on regulatory standards. The design of Phase Locked Loop components involves the consideration of various techniques to resolve the nonidealities at front end high frequency components as well as back end low frequency components. This paper presents the background and importance of a Phase Locked Loop, various approaches over the years, design choices for each block and practical design methodology for Charge Pump Phase Locked Loops. This paper also presents the system level design of Phase Locked Loop and supply noise interactions among sub modules inside a charge pump Phase Locked Loop

scholarly journals Design and Implementation of Charge Pump Phase-Locked Loop Frequency Source Based on GaAs pHEMT Process

Sensors ◽  
2022 ◽  
Vol 22 (2) ◽  
pp. 504
Author(s):  
Ranran Zhao ◽  
Yuming Zhang ◽  
Hongliang Lv ◽  
Yue Wu
Keyword(s):  
Maximum Output Power ◽  
Charge Pump ◽  
Phase Locked Loop ◽  
Low Noise ◽  
Signal Frequency ◽  
Maximum Output ◽  
Voltage Controlled Oscillator ◽  
Chip Area ◽  
Frequency Source ◽  
A Charge

This paper realized a charge pump phase locked loop (CPPLL) frequency source circuit based on 0.15 μm Win GaAs pHEMT process. In this paper, an improved fully differential edge-triggered frequency discriminator (PFD) and an improved differential structure charge pump (CP) are proposed respectively. In addition, a low noise voltage-controlled oscillator (VCO) and a static 64:1 frequency divider is realized. Finally, the phase locked loop (PLL) is realized by cascading each module. Measurement results show that the output signal frequency of the proposed CPPLL is 3.584 GHz–4.021 GHz, the phase noise at the frequency offset of 1 MHz is −117.82 dBc/Hz, and the maximum output power is 4.34 dBm. The chip area is 2701 μm × 3381 μm, and the power consumption is 181 mw.

STABILITY OF SYNCHRONIZATION IN NETWORKS OF DIGITAL PHASE-LOCKED LOOPS

1995 ◽  
Vol 05 (04) ◽  
pp. 983-990 ◽  
Author(s):  
GUILLERMO GOLDSZTEIN ◽  
STEVEN H. STROGATZ
Keyword(s):  
Linear Stability ◽  
Phase Locked Loops ◽  
Explicit Formulas ◽  
Coupled Oscillator ◽  
Transient Time ◽  
Digital Phase ◽  
Digital Phase Locked Loops ◽  
Oscillator Arrays ◽  
Specific Phase

We analyze the linear stability of the synchronized state in networks of N identical digital phase-locked loops. These are pulse-coupled oscillator arrays in which the frequency (rather than the phase) of each oscillator is updated discontinuously whenever that oscillator reaches a specific phase in its cycle. Three different coupling configurations are studied: one-way rings, two-way rings, and globally coupled arrays. In each case we obtain explicit formulas for the transient time to lock, the critical gain at which the synchronized state loses stability, and the period of the bifurcating solution at the onset of instability. Our results explain the numerical observations of de Sousa Vieira, Lichtenberg, and Lieberman.

Enhanced Acquisition and Tracking in All Digital Phase-Locked Loops

2008 ◽  
Vol 27 (4) ◽  
pp. 537-552 ◽  
Author(s):  
Reza Danesfahani ◽  
Mohammad Moghaddasi ◽  
Mahmood Mahlouji
Keyword(s):  
Phase Locked Loops ◽  
Digital Phase ◽  
Digital Phase Locked Loops
Sign in / Sign up

Export Citation Format

Share Document