Enhanced memory architecture for massively parallel vision chip

2015 ◽  
Author(s):  
Zhe Chen ◽  
Jie Yang ◽  
Liyuan Liu ◽  
Nanjian Wu
Keyword(s):  
Massively Parallel ◽  
Memory Architecture ◽  
Vision Chip

Efficient imaging with integrated optoelectronics: II. Massively parallel analog vision chip

1998 ◽  
Author(s):  
Mark S. Schmalz ◽  
Gerhard X. Ritter ◽  
Joseph N. Wilson ◽  
Aureliu M. Porumbescu
Keyword(s):  
Massively Parallel ◽  
Integrated Optoelectronics ◽  
Vision Chip

A massively parallel keypoint detection and description (MP-KDD) algorithm for high-speed vision chip

2014 ◽  
Vol 57 (10) ◽  
pp. 1-12 ◽  
Author(s):  
Cong Shi ◽  
Jie Yang ◽  
LiYuan Liu ◽  
NanJian Wu ◽  
ZhiHua Wang
Keyword(s):  
High Speed ◽  
Massively Parallel ◽  
Vision Chip ◽  
Keypoint Detection

Massively Parallel Big Data Classification on a Programmable Processing In-Memory Architecture

2021 ◽  
Author(s):  
Yeseong Kim ◽  
Mohsen Imani ◽  
Saransh Gupta ◽  
Minxuan Zhou ◽  
Tajana S. Rosing
Keyword(s):  
Big Data ◽  
Data Classification ◽  
Massively Parallel ◽  
Memory Architecture ◽  
Big Data Classification
Sign in / Sign up

Export Citation Format

Share Document