Sectional digital-to-analog converter for designing CMOS pipelined-CGT-ADC while minimizing switched capacitors
Keyword(s):
The formulated optimal requirements sectional bezkontaktni DAC. Considered are the main technological and frequency limitations sovovych DAC with low power consumption. Suggested 4-bit binary-weighted Zogby differential DAC architecture analogue circuit.