Robust Low Power 12T SRAM Cell Design based Full Adder using 120nm,90nm,65nm and 45nm Technologies

Syed Mohammad Imran Ali

doi:10.22214/ijraset.2018.4060

Robust Low Power 12T SRAM Cell Design based Full Adder using 120nm,90nm,65nm and 45nm Technologies

International Journal for Research in Applied Science and Engineering Technology ◽

10.22214/ijraset.2018.4060 ◽

2018 ◽

Vol 6 (4) ◽

pp. 332-340

Author(s):

Syed Mohammad Imran Ali

Keyword(s):

Low Power ◽

Full Adder ◽

Cell Design ◽

Sram Cell

Download Full-text

Low power SRAM cell design for FinFET and CNTFET technologies

International Conference on Green Computing ◽

10.1109/greencomp.2010.5598266 ◽

2010 ◽

Cited By ~ 10

Author(s):

Jose G. Delgado-Frias ◽

Zhe Zhang ◽

Michael A. Turi

Keyword(s):

Low Power ◽

Cell Design ◽

Sram Cell

Download Full-text

An ultra-low-power and high-performance SRAM cell design based on GNRFETs

International Journal of Electronics Letters ◽

10.1080/21681724.2020.1794048 ◽

2020 ◽

pp. 1-11

Author(s):

Pramod Kumar Patel ◽

Manzar Malik ◽

Tarun Kumar Gupta

Keyword(s):

Low Power ◽

High Performance ◽

Cell Design ◽

Ultra Low Power ◽

Sram Cell

Download Full-text

CNTFET modeling and low power SRAM cell design

2016 IEEE 5th Global Conference on Consumer Electronics ◽

10.1109/gcce.2016.7800437 ◽

2016 ◽

Cited By ~ 2

Author(s):

Amandeep Singh ◽

Mamta Khosla ◽

Balwinder Raj

Keyword(s):

Low Power ◽

Cell Design ◽

Sram Cell

Download Full-text

Ultra-Low Power Sub-threshold SRAM Cell Design to Improve Read Static Noise Margin

Progress in VLSI Design and Test - Lecture Notes in Computer Science ◽

10.1007/978-3-642-31494-0_16 ◽

2012 ◽

pp. 139-146 ◽

Cited By ~ 7

Author(s):

Chandrabhan Kushwah ◽

Santosh K. Vishvakarma

Keyword(s):

Low Power ◽

Cell Design ◽

Static Noise Margin ◽

Ultra Low Power ◽

Noise Margin ◽

Sram Cell ◽

Static Noise

Download Full-text

Optimized SRAM cell design for high speed and low power applications

2011 World Congress on Information and Communication Technologies ◽

10.1109/wict.2011.6141446 ◽

2011 ◽

Cited By ~ 2

Author(s):

Anand Kumar ◽

Shalini ◽

Imran Ahmed Khan

Keyword(s):

Low Power ◽

High Speed ◽

Cell Design ◽

Sram Cell

Download Full-text

A highly stable reliable SRAM cell design for low power applications

Microelectronics Reliability ◽

10.1016/j.microrel.2019.113503 ◽

2020 ◽

Vol 105 ◽

pp. 113503 ◽

Cited By ~ 6

Author(s):

Soumitra Pal ◽

Subhankar Bose ◽

Wing-Hung Ki ◽

Aminul Islam

Keyword(s):

Low Power ◽

Cell Design ◽

Sram Cell

Download Full-text

Low-Power And High Performance Of An Optimized FinFET Based 8T SRAM Cell Design

Proceeding of the Electrical Engineering Computer Science and Informatics ◽

10.11591/eecsi.v6i0.1951 ◽

2019 ◽

Vol 6 (0) ◽

Author(s):

Nurul Ezaila Alias ◽

Afiq Hamzah ◽

Michael Loong Peng Tan ◽

Usman Ullah Sheikh ◽

Munawar A. Riyadi

Keyword(s):

Low Power ◽

High Performance ◽

Cell Design ◽

Sram Cell

Download Full-text

Ultra low-power 7T SRAM cell design based on CMOS

2015 23rd Iranian Conference on Electrical Engineering ◽

10.1109/iraniancee.2015.7146428 ◽

2015 ◽

Cited By ~ 1

Author(s):

Majid Moghaddam ◽

Mohammad Hossein Moaiyeri ◽

Mohammad Eshghi

Keyword(s):

Low Power ◽

Cell Design ◽

Ultra Low Power ◽

Sram Cell

Download Full-text

Novel 8-T CNFET SRAM cell design for the future ultra-low power microelectronics

2016 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2016.7799768 ◽

2016 ◽

Cited By ~ 1

Author(s):

YoungBae Kim ◽

Qiang Tong ◽

Ken Choi ◽

Yunsik Lee

Keyword(s):

Low Power ◽

Cell Design ◽

Ultra Low Power ◽

Sram Cell ◽

The Future

Download Full-text

Stability and yield-oriented ultra-low-power embedded 6T SRAM cell design optimization

2011 Design, Automation & Test in Europe ◽

10.1109/date.2012.6176439 ◽

2012 ◽

Cited By ~ 5

Author(s):

A. Makosiej ◽

O. Thomas ◽

A. Vladimirescu ◽

A. Amara

Keyword(s):

Low Power ◽

Design Optimization ◽

Cell Design ◽

Ultra Low Power ◽

Sram Cell

Download Full-text