Design and Implementation of Floating-Point Addition and Floating-Point Multiplication
2022 ◽
Vol 10
(1)
◽
pp. 98-101
Keyword(s):
Abstract: In this paper, we present the design and implementation of Floating point addition and Floating point Multiplication. There are many multipliers in existence in which Floating point Multiplication and Floating point addition offers a high precision and more accuracy for the data representation of the image. This project is designed and simulated on Xilinx ISE 14.7 version software using verilog. Simulation results show area reduction and delay reduction as compared to the conventional method. Keywords: FIR Filter, Floating point Addition, Floating point Multiplication, Carry Look Ahead Adder
Keyword(s):
2019 ◽
Vol 8
(2S3)
◽
pp. 1064-1067
Keyword(s):
1996 ◽
Vol 143
(5)
◽
pp. 325