A 7 GHz Differential 4-Stage Programmable Equalizer with Hybrid Continuous-Time/Discrete-Time Architecture in 28 nm CMOS
2017 ◽
Vol E100.C
(10)
◽
pp. 858-865
◽
Keyword(s):
Keyword(s):
2014 ◽
Vol 118
(24)
◽
pp. 6466-6474
◽
Keyword(s):
1986 ◽
Vol 22
(4)
◽
pp. 531-542
◽
Keyword(s):
Keyword(s):
Keyword(s):