Low Energy, Low Power Adder Logic Cells: A CMOS VLSI Implementation
2014 ◽
Vol 7
(2)
◽
pp. 248-255
◽
2003 ◽
Vol 52
(11)
◽
pp. 1421-1433
◽
2017 ◽
Vol 104
(7)
◽
pp. 1120-1131
◽
2017 ◽
Vol 9
(3)
◽
pp. 216-221
Keyword(s):
Keyword(s):
Keyword(s):
2014 ◽
pp. 289-304
Keyword(s):