Control gate length, spacing, channel hole diameter, and stacked layer number design for bit-cost scalable-type three-dimensional stackable NAND flash memory

2014 ◽  
Vol 53 (2) ◽  
pp. 024201 ◽  
Author(s):  
Kousuke Miyaji ◽  
Yuki Yanagihara ◽  
Reo Hirasawa ◽  
Sheyang Ning ◽  
Ken Takeuchi
2012 ◽  
Vol E95.C (5) ◽  
pp. 837-841 ◽  
Author(s):  
Se Hwan PARK ◽  
Yoon KIM ◽  
Wandong KIM ◽  
Joo Yun SEO ◽  
Hyungjin KIM ◽  
...  

2012 ◽  
Vol 59 (8) ◽  
pp. 2078-2084 ◽  
Author(s):  
Moon-Sik Seo ◽  
Bong-Hoon Lee ◽  
Sung-Kye Park ◽  
Tetsuo Endoh

2018 ◽  
Vol 1 (1) ◽  
pp. 60-67 ◽  
Author(s):  
Jae Woong Yoon ◽  
Seong-Min Ma ◽  
Gun Pyo Kim ◽  
Yoonshik Kang ◽  
Joonseong Hahn ◽  
...  

2013 ◽  
Vol 13 (9) ◽  
pp. 6382-6388 ◽  
Author(s):  
Byeong-In Choe ◽  
Byung-Gook Park ◽  
Jung-Kyu Lee ◽  
Jong-Ho Lee

2012 ◽  
Vol 51 ◽  
pp. 074301 ◽  
Author(s):  
Wandong Kim ◽  
Yoon Kim ◽  
Se Hwan Park ◽  
Joo Yun Seo ◽  
Do Bin Kim ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document