Performance Analysis of EMTCMOS Technique-Based D Flip-Flop Design at Varied Supply Voltages and Distinct Submicron Technology

Author(s):  
Patikineti Sreenivasulu
1992 ◽  
Vol 2 (3) ◽  
pp. 148-155 ◽  
Author(s):  
Y. Hatano ◽  
H. Nagaishi ◽  
K. Nakahara ◽  
U. Kawabe

This paper presents the performance analysis of the different master slave flip flop reported and comparison of their parameters such as power, area, delay setup time and hold time. To reduce the number of transistor count various logic structure mater slave design have been proposed that results reduction in total area of the flip flop. Advantage and disadvantage of the each flip flop has been discussed. Process corner analysis of all flip flop is also presented at supply voltage of 0.7 volts at 27°C temperature. Percentage reduction in power and speed of operation i.e. frequency are discussed


2019 ◽  
Vol 8 (4) ◽  
pp. 8604-8607

This research paper presents a low conditional discharge(C-element) Flip-Flops that are basic elements in all digital design. The existing circuits are power hunger due to the dynamic and static power dissipation increases. For reducing power consumption C element technique is used to reduce glitches at the data out. Results obtained through 130nm technology shows reduction in energy dissipation and delay. Average dynamic power dissipation of the proposed flip-flop is compare with two existing techniques. Average power of proposed flip-flop is reduced by 28.41% and 36.18% when compared with Latch-Mux flip-flop and Latch-Mux using Celement.


Level shifter is used to communicate between low core voltage to high input and output voltage. It is an interfacing component between two voltages. Level Shifter enters between different modules for voltage communication without using any additional pin. To minimize power consumption due to different supply voltages in the level shifter circuits, voltage shifting from low to above threshold. MTCMOS is used in this technique along with edge triggered flip flop. In this technique the predicted power consumption reached below 1.5mW from the conventional power consumption. Using Different power supply predicted power consumption is achieved in this Technique.


2005 ◽  
Vol 72 ◽  
pp. 177-188 ◽  
Author(s):  
Félix M. Goñi ◽  
F-Xabier Contreras ◽  
L-Ruth Montes ◽  
Jesús Sot ◽  
Alicia Alonso

In the past decade, the long-neglected ceramides (N-acylsphingosines) have become one of the most attractive lipid molecules in molecular cell biology, because of their involvement in essential structures (stratum corneum) and processes (cell signalling). Most natural ceramides have a long (16-24 C atoms) N-acyl chain, but short N-acyl chain ceramides (two to six C atoms) also exist in Nature, apart from being extensively used in experimentation, because they can be dispersed easily in water. Long-chain ceramides are among the most hydrophobic molecules in Nature, they are totally insoluble in water and they hardly mix with phospholipids in membranes, giving rise to ceramide-enriched domains. In situ enzymic generation, or external addition, of long-chain ceramides in membranes has at least three important effects: (i) the lipid monolayer tendency to adopt a negative curvature, e.g. through a transition to an inverted hexagonal structure, is increased, (ii) bilayer permeability to aqueous solutes is notoriously enhanced, and (iii) transbilayer (flip-flop) lipid motion is promoted. Short-chain ceramides mix much better with phospholipids, promote a positive curvature in lipid monolayers, and their capacities to increase bilayer permeability or transbilayer motion are very low or non-existent.


Sign in / Sign up

Export Citation Format

Share Document