Design of one cycle control for low distortion bipolar switching inverters

Author(s):  
Carlos Ferreira ◽  
Beatriz Borges ◽  
Luis de Sa
2019 ◽  
Vol 9 (4) ◽  
pp. 486-493 ◽  
Author(s):  
S. Sahoo ◽  
P. Manoravi ◽  
S.R.S. Prabaharan

Introduction: Intrinsic resistive switching properties of Pt/TiO2-x/TiO2/Pt crossbar memory array has been examined using the crossbar (4×4) arrays fabricated by using DC/RF sputtering under specific conditions at room temperature. Materials and Methods: The growth of filament is envisaged from bottom electrode (BE) towards the top electrode (TE) by forming conducting nano-filaments across TiO2/TiO2-x bilayer stack. Non-linear pinched hysteresis curve (a signature of memristor) is evident from I-V plot measured using Pt/TiO2-x /TiO2/Pt bilayer device (a single cell amongst the 4×4 array is used). It is found that the observed I-V profile shows two distinguishable regions of switching symmetrically in both SET and RESET cycle. Distinguishable potential profiles are evident from I-V curve; in which region-1 relates to the electroformation prior to switching and region-2 shows the switching to ON state (LRS). It is observed that upon reversing the polarity, bipolar switching (set and reset) is evident from the facile symmetric pinched hysteresis profile. Obtaining such a facile switching is attributed to the desired composition of Titania layers i.e. the rutile TiO2 (stoichiometric) as the first layer obtained via controlled post annealing (650oC/1h) process onto which TiO2-x (anatase) is formed (350oC/1h). Results: These controlled processes adapted during the fabrication step help manipulate the desired potential barrier between metal (Pt) and TiO2 interface. Interestingly, this controlled process variation is found to be crucial for measuring the switching characteristics expected in Titania based memristor. In order to ensure the formation of rutile and anatase phases, XPS, XRD and HRSEM analyses have been carried out. Conclusion: Finally, the reliability of bilayer memristive structure is investigated by monitoring the retention (104 s) and endurance tests which ensured the reproducibility over 10,000 cycles.


2013 ◽  
Vol 475-476 ◽  
pp. 1633-1637
Author(s):  
Seung Yong Bae ◽  
Jong Do Lee ◽  
Eun Ju Choe ◽  
Gil Cho Ahn

This paper presents a low distortion analog front-end (AFE) circuit to process electret microphone output signal. A source follower is employed for the input buffer to interface electret microphone directly to the IC with level shifting. A single-ended to differential converter with output common-mode control is presented to compensate the common-mode variation resulted from gate to source voltage variation in the source follower. A replica stage is adopted to control the output bias voltage of the single-ended to differential converter. The prototype AFE circuit fabricated in a 0.35μm CMOS technology achieves 68.2dB peak SNDR and 79.9dB SFDR over an audio signal bandwidth of 20kHz with 2.5V supply while consuming 1.05mW.


2010 ◽  
Vol 19 (03) ◽  
pp. 519-528 ◽  
Author(s):  
M. PRAMOD ◽  
T. LAXMINIDHI

Continuous common mode feedback (CMFB) circuits having high input impedance and low distortion are proposed. The proposed circuits are characterized for 0.18 μm CMOS process with 1.8 V supply. Simulation results indicate that the proposed common mode detector consumes no standby power and CMFB circuit consumes 27–34% less power than previous high swing CMFB circuits.


2016 ◽  
Vol 4 (46) ◽  
pp. 10967-10972 ◽  
Author(s):  
Sujaya Kumar Vishwanath ◽  
Jihoon Kim

The all-solution-based memory devices demonstrated excellent bipolar switching behavior with a high resistive switching ratio of 103, excellent endurance of more than 1000 cycles, stable retention time greater than 104s at elevated temperatures, and fast programming speed of 250 ns.


1997 ◽  
Vol 12 (10) ◽  
pp. 1210-1216 ◽  
Author(s):  
W S Lour ◽  
H R Chen ◽  
L T Hung
Keyword(s):  

1993 ◽  
Vol 93 (4) ◽  
pp. 2260-2260
Author(s):  
Carl Van Gelder
Keyword(s):  

Sign in / Sign up

Export Citation Format

Share Document