Memory Architecture of 3D Vertical Gate (3DVG) NAND Flash Using Plural Island-Gate SSL Decoding Method and Study of it's Program Inhibit Characteristics

2012 ◽  
Author(s):  
Kuo-Pin Chang ◽  
Hang-Ting Lue ◽  
Chih-Ping Chen ◽  
Chieh-Fang Chen ◽  
Yan-Ru Chen ◽  
...  
Keyword(s):  
Nand Flash ◽  
Memory Architecture

A Compute-in-Memory Architecture Compatible with 3D NAND Flash that Parallelly Activates Multi-Layers

2021 ◽  
Author(s):  
Liang Zhao ◽  
Chu Yan ◽  
Fan Yang ◽  
Shifan Gao ◽  
Gabriel Rosca ◽  
...  
Keyword(s):  
Nand Flash ◽  
Memory Architecture

Energy-Efficient Deep In-memory Architecture for NAND Flash Memories

2018 ◽  
Author(s):  
Sujan K. Gonugondla ◽  
Mingu Kang ◽  
Yongjune Kim ◽  
Mark Helm ◽  
Sean Eilert ◽  
...  
Keyword(s):  
Energy Efficient ◽  
Nand Flash ◽  
Memory Architecture ◽  
Flash Memories

Novel Three Dimensional (3D) NAND Flash Memory Array Having Tied Bit-line and Ground Select Transistor (TiGer)

2012 ◽  
Vol E95.C (5) ◽  
pp. 837-841 ◽  
Author(s):  
Se Hwan PARK ◽  
Yoon KIM ◽  
Wandong KIM ◽  
Joo Yun SEO ◽  
Hyungjin KIM ◽  
...  
Keyword(s):  
Flash Memory ◽  
Three Dimensional ◽  
Nand Flash ◽  
Nand Flash Memory ◽  
Memory Array

Energy-Scalable 4KB LDPC Decoding Architecture for NAND-Flash-Based Storage Systems

2016 ◽  
Vol E99.C (2) ◽  
pp. 293-301 ◽  
Author(s):  
Youngjoo LEE ◽  
Jaehwan JUNG ◽  
In-Cheol PARK
Keyword(s):  
Storage Systems ◽  
Nand Flash ◽  
Ldpc Decoding
Sign in / Sign up

Export Citation Format

Share Document