RF Capacitance Extraction Utilizing a Series Resistance Deembedding Scheme for Ultraleaky MOS Devices

2008 ◽  
Vol 29 (3) ◽  
pp. 238-241 ◽  
Author(s):  
Gil-Bok Choi ◽  
Seung-Ho Hong ◽  
Sung-Woo Jung ◽  
Hee-Sung Kang ◽  
Yoon-Ha Jeong
2007 ◽  
Vol 28 (1) ◽  
pp. 45-47 ◽  
Author(s):  
Chuanzhao Yu ◽  
J. Zhang ◽  
J. S. Yuan ◽  
F. Duan ◽  
S. K. Jayanarananan ◽  
...  

Author(s):  
N. David Theodore ◽  
Juergen Foerstner ◽  
Peter Fejes

As semiconductor device dimensions shrink and packing-densities rise, issues of parasitic capacitance and circuit speed become increasingly important. The use of thin-film silicon-on-insulator (TFSOI) substrates for device fabrication is being explored in order to increase switching speeds. One version of TFSOI being explored for device fabrication is SIMOX (Silicon-separation by Implanted OXygen).A buried oxide layer is created by highdose oxygen implantation into silicon wafers followed by annealing to cause coalescence of oxide regions into a continuous layer. A thin silicon layer remains above the buried oxide (~220 nm Si after additional thinning). Device structures can now be fabricated upon this thin silicon layer.Current fabrication of metal-oxidesemiconductor field-effect transistors (MOSFETs) requires formation of a polysilicon/oxide gate between source and drain regions. Contact to the source/drain and gate regions is typically made by use of TiSi2 layers followedby Al(Cu) metal lines. TiSi2 has a relatively low contact resistance and reduces the series resistance of both source/drain as well as gate regions


2015 ◽  
Vol 135 (7) ◽  
pp. 744-751
Author(s):  
Tetsuya Kobayashi ◽  
Nanako Niioka ◽  
Masa-aki Fukase ◽  
Atsushi Kurokawa

Sign in / Sign up

Export Citation Format

Share Document