A shared-bitline SRAM cell architecture for 1-V ultra low-power word-bit configurable macrocells
Keyword(s):
2012 ◽
pp. 139-146
◽
Keyword(s):
2006 ◽
Vol 2
(3)
◽
pp. 401-411
◽
Keyword(s):