On-Chip Total Ionizing Dose Digital Monitor in Fully Depleted SOI Technologies

2020 ◽  
Vol 67 (7) ◽  
pp. 1326-1331
Author(s):  
Fady Abouzeid ◽  
Gilles Gasiot ◽  
Dimitri Soussan ◽  
Capucine Lecat-Mathieu de Boissac ◽  
Victor Malherbe ◽  
...  
IEEE Access ◽  
2020 ◽  
Vol 8 ◽  
pp. 154898-154905
Author(s):  
Gangping Yan ◽  
Jinshun Bi ◽  
Gaobo Xu ◽  
Kai Xi ◽  
Bo Li ◽  
...  

2005 ◽  
Vol 52 (6) ◽  
pp. 2345-2352 ◽  
Author(s):  
P. Paillet ◽  
M. Gaillardin ◽  
V. Ferlet-Cavrois ◽  
A. Torres ◽  
O. Faynot ◽  
...  

2020 ◽  
Vol 41 (4) ◽  
pp. 637-640 ◽  
Author(s):  
Shintaro Toguchi ◽  
En Xia Zhang ◽  
Mariia Gorchichko ◽  
Daniel M. Fleetwood ◽  
Ronald D. Schrimpf ◽  
...  

2018 ◽  
Vol 16 ◽  
pp. 99-108
Author(s):  
Daniel Widmann ◽  
Markus Grözing ◽  
Manfred Berroth

Abstract. An attractive solution to provide several channels with very high data rates of tens of Gbit s−1 for digital-to-analog converters (DACs) in arbitrary waveform generators (AWGs) is to use a high speed serializer in front of the DAC. As data sources, on-chip memories, digital signal processors or field-programmable gate arrays can be used. Here, we present a serializer consisting of a 19 channel 16:1 multiplexer (MUX) for output data rates up to 64 Gbit s−1 per channel and a low skew (∼ 8.8 ps) two-phase frequency divider and clock distribution network that is completely realized in static CMOS logic. The circuit is designed in a 28 nm Fully-Depleted Silicon-on-Insulator (FD-SOI) technology and will be used in an 8 bit 64 GS s−1 DAC between the on-chip memory and the DAC output stage. Due to a four bits unary and four bits binary segmentation, a 19 channel MUX is required. Simulations on layout level reveal a data-dependent peak-to-peak jitter of less than 1.8 ps at the output of one MUX channel with a total average power consumption of approximately 1.15 W of the whole MUX and clock network.


2014 ◽  
Vol 678 ◽  
pp. 252-259
Author(s):  
Yao Zhang ◽  
Xin Du ◽  
Xue Cheng Du ◽  
Dong Sheng He ◽  
Lin Gang Zhang ◽  
...  

We designed radiation effect experimental system including current measurement section and functional test section for Xilinx Zynq-7010 System on chip (SoC) and performed the Total Ionizing Dose (TID) experiment irradiated by Co60 γ-source on the chip. At the dose rate of 0.04 Gy(Si)/s, the total dose of 1.69 kGy(Si), the current value in the experiment increased first and then decreased. The test board got functional interruption at the gamma dose of 1.69 kGy(Si). The function of the board normalized after room temperature annealing and 70°C high temperature annealing except that the current value decreased by 28% compared to the current before irradiation. The mechanisms for the first TID test results on Xilinx SoC were deduced and discussed.


Author(s):  
Fady Abouzeid ◽  
Capucine Lecat-Mathieu De Boissac ◽  
Victor Malherbe ◽  
Jean-Marc Daveau ◽  
Anna Asquini ◽  
...  

1998 ◽  
Vol 4 (S2) ◽  
pp. 176-177
Author(s):  
L. Strüder ◽  
P. Lechner ◽  
P. Leutenegger ◽  
T. Schülein

Silicon drift detectors (SDD) have shown an excellent energy resolution close to room temperature. All signal charges, generated in the fully depleted volume by ionizing radiation are guided to a small electron collecting read-out node. The first amplification is realized with an integrated on-chip JFET. The total read-out capacitance can be kept below 250 fF, independent of the detector area. The fact, that the first amplifier is already integrated in the detector offers many operational advantages: (a) better resolution because of the reduction of read-node capacitance, (b) insensitivity with respect to acoustic noise and electrical pick-up, (c) compact detector packaging and (d) the absence of liquid nitrogen cooling. Fig. 1 shows the detector concept, including the integrated electronics. The X-rays are hitting the SDD from the homogeneous radiation entrance window on the backside of the device.


Sign in / Sign up

Export Citation Format

Share Document