Fast Computation of Microscale Temperature Distribution in LSI Chips
Keyword(s):
A network method for quickly calculating the temperature distributions in an LSI chip with silicon-on-insulator (SOI) transistors and multi-layered lines has been developed. Its calculation time is less than 1/1000 of that of the finite element method, and its error is within 15%. The developed fast calculation method can be used in the case of more than 300 heating devices and more than 1000 lines in an LSI chip. It is thus a practical tool for designing the optimum layout of devices to prevent local temperature increases in an LSI chip.
1979 ◽
Vol 21
(8)
◽
pp. 445-456
◽
1981 ◽
Vol 18
(1)
◽
pp. 10
2015 ◽
Vol 64
(1)
◽
pp. 119-127
◽
2005 ◽
Vol 127
(2)
◽
pp. 119-122
◽
1977 ◽
Vol 191
(1)
◽
pp. 169-176
◽
1995 ◽
Vol 37
(9)
◽
pp. 1021-1034
◽