scholarly journals Device Simulation of Polycrystalline-Silicon Thin-Film Transistors with Trap States at Front and Back Oxide Interfaces

Author(s):  
Mutsumi Kimura ◽  
Tohru Yasuhara ◽  
Kiyoshi Harada ◽  
Daisuke Abe ◽  
Satoshi Inoue ◽  
...  
2008 ◽  
Vol 22 (30) ◽  
pp. 5357-5364
Author(s):  
NAVNEET GUPTA

This work presents the study of the effect of trap states at the oxide-silicon interface in lightly doped polycrystalline silicon thin-film transistors with large grains. In this study, it is assumed that the oxide-silicon interface traps are evenly distributed throughout the interface region and single grain boundary is present in the channel of poly-Si TFT. It is shown that improved device characteristics can be obtained by reducing the gate oxide thickness. It is also observed that as gate oxide thickness decreases for a constant value of trap state density in the oxide-silicon interface, the gate voltage required for channel formation is lowered and leads to a decrease in threshold voltage of the device. Calculated and experimental results are also found to be well consistent with each other.


2002 ◽  
Vol 91 (6) ◽  
pp. 3855-3858 ◽  
Author(s):  
Mutsumi Kimura ◽  
Satoshi Inoue ◽  
Tatsuya Shimoda ◽  
Simon W.-B. Tam ◽  
O. K. Basil Lui ◽  
...  

2015 ◽  
Vol 15 (10) ◽  
pp. 7555-7558 ◽  
Author(s):  
Sang Sub Kim ◽  
Pyung Ho Choi ◽  
Do Hyun Baek ◽  
Jae Hyeong Lee ◽  
Byoung Deog Choi

In this research, we have investigated the instability of P-channel low-temperature polycrystalline silicon (poly-Si) thin-film transistors (LTPS TFTs) with double-layer SiO2/SiNX dielectrics. A negative gate bias temperature instability (NBTI) stress was applied and a turn-around behavior phenomenon was observed in the Threshold Voltage Shift (Vth). A positive threshold voltage shift occurs in the first stage, resulting from the negative charge trapping at the SiNX/SiO2 dielectric interface being dominant over the positive charge trapping at dielectric/Poly-Si interface. Following a stress time of 7000 s, the Vth switches to the negative voltage direction, which is “turn-around” behavior. In the second stage, the Vth moves from −1.63 V to −2 V, overwhelming the NBTI effect that results in the trapping of positive charges at the dielectric/Poly-Si interface states and generating grain-boundary trap states and oxide traps.


2001 ◽  
Vol 40 (Part 1, No. 1) ◽  
pp. 112-113 ◽  
Author(s):  
Mutsumi Kimura ◽  
Ryoichi Nozawa ◽  
Satoshi Inoue ◽  
Tatsuya Shimoda ◽  
Basil On-Kit Lui ◽  
...  

2001 ◽  
Vol 40 (Part 1, No. 9A) ◽  
pp. 5227-5236 ◽  
Author(s):  
Mutsumi Kimura ◽  
Ryoichi Nozawa ◽  
Satoshi Inoue ◽  
Tatsuya Shimoda ◽  
Basil On-Kit Lui ◽  
...  

2007 ◽  
Vol 46 (3B) ◽  
pp. 1308-1311 ◽  
Author(s):  
Kiyoshi Harada ◽  
Takuto Yoshino ◽  
Tohru Yasuhara ◽  
Mutsumi Kimura ◽  
Daisuke Abe ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document