RISC-V Based Safety System-on-Chip with Hardware Comparator
Keyword(s):
On Chip
◽
In this paper, a Safety System-on-Chip based on the open-source RISC-V processor SweRV EH1 from Western Digital is presented. A hardware comparator concept is followed. The SSoC is implemented on a Xilinx FPGA system and extended with standard peripherals from the Xilinx IP library and from Cobham Gaisler, so that the overall system has an Ethernet interface in addition to GPIO and UART. The goal is to create a complete redundancy approach with a hardware fault tolerance of nearly 1 from input to output based on the freely available RISC-V instruction set and prove its feasibility.
2008 ◽
Vol 2008
◽
pp. 1-10
Keyword(s):
2011 ◽
Vol 2011
◽
pp. 1-15
◽
Keyword(s):