Subthreshold analysis of nanoscale FinFETs for ultra low power application using high-k materials

D. Nirmal; P. Vijayakumar; P. Patrick Chella Samuel; Binola K. Jebalin; N. Mohankumar

doi:10.1080/00207217.2012.720955

Subthreshold analysis of nanoscale FinFETs for ultra low power application using high-k materials

International Journal of Electronics ◽

10.1080/00207217.2012.720955 ◽

2013 ◽

Vol 100 (6) ◽

pp. 803-817 ◽

Cited By ~ 11

Author(s):

D. Nirmal ◽

P. Vijayakumar ◽

P. Patrick Chella Samuel ◽

Binola K. Jebalin ◽

N. Mohankumar

Keyword(s):

Low Power ◽

Ultra Low Power ◽

High K ◽

High K Materials ◽

Power Application

Download Full-text

A high-k, metal gate vertical-slit FET for ultra-low power and high-speed applications

2015 Annual IEEE India Conference (INDICON) ◽

10.1109/indicon.2015.7443732 ◽

2015 ◽

Author(s):

Somesh Kumar ◽

Sarabjeet Kaur ◽

Rohit Sharma

Keyword(s):

Low Power ◽

High Speed ◽

Metal Gate ◽

Ultra Low Power ◽

Vertical Slit ◽

High K

Download Full-text

An Ultra-Low-Power Application-Specific Processor with Sub-VT Memories for Compressed Sensing

VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design - IFIP Advances in Information and Communication Technology ◽

10.1007/978-3-642-45073-0_5 ◽

2013 ◽

pp. 88-106 ◽

Cited By ~ 2

Author(s):

Jeremy Constantin ◽

Ahmed Dogan ◽

Oskar Andersson ◽

Pascal Meinerzhagen ◽

Joachim Rodrigues ◽

...

Keyword(s):

Compressed Sensing ◽

Low Power ◽

Ultra Low Power ◽

Power Application ◽

Application Specific

Download Full-text

A gm/ID method based 0.5V-subthreshold operational amplifier with current subtractor adaptive biasing circuit for ultra-low power application

2016 International Conference on Advances in Electrical, Electronic and Systems Engineering (ICAEES) ◽

10.1109/icaees.2016.7888011 ◽

2016 ◽

Author(s):

Darryl Dave Ditucalan ◽

Allenn C. Lowaton

Keyword(s):

Low Power ◽

Operational Amplifier ◽

Ultra Low Power ◽

Adaptive Biasing ◽

Power Application

Download Full-text

Design of RF to DC converter in 90nm CMOS technology for ultra-low power application

2015 International Conference on Humanoid, Nanotechnology, Information Technology,Communication and Control, Environment and Management (HNICEM) ◽

10.1109/hnicem.2015.7393175 ◽

2015 ◽

Author(s):

Jefferson A. Hora ◽

Nieva M. Mapula ◽

Emmanuel D. Talagon ◽

Marnier B. Bate ◽

Rovil S. Berido ◽

...

Keyword(s):

Low Power ◽

Cmos Technology ◽

Ultra Low Power ◽

Power Application

Download Full-text

TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing

2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC) ◽

10.1109/vlsi-soc.2012.7332094 ◽

2012 ◽

Cited By ~ 5

Author(s):

Jeremy Constantin ◽

Ahmed Dogan ◽

Oskar Andersson ◽

Pascal Meinerzhagen ◽

Joachim Neves Rodrigues ◽

...

Keyword(s):

Compressed Sensing ◽

Low Power ◽

Ultra Low Power ◽

Power Application ◽

Application Specific

Download Full-text

Design and analysis of adiabatic complex sequential logic circuits in sub-threshold regime for ultra-low power application

2016 International Conference on Communication and Signal Processing (ICCSP) ◽

10.1109/iccsp.2016.7754506 ◽

2016 ◽

Cited By ~ 1

Author(s):

Manash Chanda ◽

Diptansu Sinha ◽

Jeet Basak ◽

Tanushree Ganguli ◽

Chandan K. Sarkar

Keyword(s):

Low Power ◽

Logic Circuits ◽

Ultra Low Power ◽

Sequential Logic ◽

Power Application ◽

Threshold Regime

Download Full-text

Design and implementation of adiabatic multiplier in sub-threshold regime for ultra low power application

2016 International Conference on Communication and Signal Processing (ICCSP) ◽

10.1109/iccsp.2016.7754507 ◽

2016 ◽

Cited By ~ 2

Author(s):

Manash Chanda ◽

Jeet Basak ◽

Diptansu Sinha ◽

Tanushree Ganguli ◽

Chandan K. Sarkar

Keyword(s):

Low Power ◽

Ultra Low Power ◽

Design And Implementation ◽

Power Application ◽

Threshold Regime

Download Full-text

Evolution of nanoscale silicon CMOS technology for ultra low power application

2015 IEEE International Meeting for Future of Electron Devices, Kansai (IMFEDK) ◽

10.1109/imfedk.2015.7158570 ◽

2015 ◽

Author(s):

T. Matsukawa ◽

Y. Morita ◽

T. Mori ◽

Y.X. Liu ◽

S. O'uchi ◽

...

Keyword(s):

Low Power ◽

Cmos Technology ◽

Ultra Low Power ◽

Power Application ◽

Silicon Cmos

Download Full-text

A 32nm SoC platform technology with 2nd generation high-k/metal gate transistors optimized for ultra low power, high performance, and high density product applications

2009 IEEE International Electron Devices Meeting (IEDM) ◽

10.1109/iedm.2009.5424258 ◽

2009 ◽

Cited By ~ 13

Author(s):

C.-H. Jan ◽

M. Agostinelli ◽

M. Buehler ◽

Z.-P. Chen ◽

S.-J. Choi ◽

...

Keyword(s):

Low Power ◽

High Performance ◽

High Density ◽

Metal Gate ◽

Ultra Low Power ◽

High K ◽

Platform Technology

Download Full-text

A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications

2012 International Electron Devices Meeting ◽

10.1109/iedm.2012.6478969 ◽

2012 ◽

Cited By ~ 124

Author(s):

C.-H. Jan ◽

U. Bhattacharya ◽

R. Brain ◽

S.-J. Choi ◽

G. Curello ◽

...

Keyword(s):

Low Power ◽

High Performance ◽

High Density ◽

Metal Gate ◽

Ultra Low Power ◽

High K ◽

Platform Technology

Download Full-text