Methodology for optimizing ESD protection for high speed LVDS based I/Os

2015 ◽  
Author(s):  
Vishnuram Abhinav ◽  
Amitabh Chatterjee ◽  
Dheeraj Kumar Sinha ◽  
Rajan Singh
Keyword(s):  
High Speed ◽  
Esd Protection

ESD protection design for Giga-Hz high-speed I/O interfaces in a 130-nm CMOS process

2007 ◽  
Author(s):  
Yuan-Wen Hsiao ◽  
Ming-Dou Ker ◽  
Po-Yen Chiu ◽  
Chun Huang ◽  
Yuh-Kuang Tseng
Keyword(s):  
High Speed ◽  
Cmos Process ◽  
Esd Protection

ESD protection design for high-speed applications in CMOS technology

2016 ◽  
Author(s):  
Jie-Ting Chen ◽  
Chun-Yu Lin ◽  
Rong-Kun Chang ◽  
Ming-Dou Ker ◽  
Tzu-Chien Tzeng ◽  
...  
Keyword(s):  
High Speed ◽  
Cmos Technology ◽  
Esd Protection

scholarly journals Distributed ESD protection for high-speed integrated circuits

2000 ◽  
Vol 21 (8) ◽  
pp. 390-392 ◽  
Author(s):  
B. Kleveland ◽  
T.J. Maloney ◽  
I. Morgan ◽  
L. Madden ◽  
T.H. Lee ◽  
...  
Keyword(s):  
Integrated Circuits ◽  
High Speed ◽  
Esd Protection

A Systematic Study of ESD Protection Co-Design With High-Speed and High-Frequency ICs in 28 nm CMOS

2016 ◽  
Vol 63 (10) ◽  
pp. 1746-1757 ◽  
Author(s):  
Fei Lu ◽  
Rui Ma ◽  
Zongyu Dong ◽  
Li Wang ◽  
Chen Zhang ◽  
...  
Keyword(s):  
Systematic Study ◽  
High Frequency ◽  
High Speed ◽  
Esd Protection ◽  
28 Nm
Sign in / Sign up

Export Citation Format

Share Document