Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits

Mapping Intimacies ◽

10.1201/b15549 ◽

2017 ◽

Author(s):

Chakrabarty Krishnendu

Keyword(s):

Integrated Circuits ◽

Cmos Integrated Circuits ◽

Nanoscale Cmos ◽

Small Delay Defects ◽

Small Delay ◽

Download Full-text

Test-Pattern Selection for Screening Small-Delay Defects in Very-Deep Submicrometer Integrated Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2010.2043591 ◽

2010 ◽

Vol 29 (5) ◽

pp. 760-773 ◽

Author(s):

Mahmut Yilmaz ◽

Krishnendu Chakrabarty ◽

Mohammad Tehranipoor

Keyword(s):

Integrated Circuits ◽

Test Pattern ◽

Pattern Selection ◽

Small Delay Defects ◽

Small Delay ◽

Deep Submicrometer ◽

Selection For ◽

Delay Defects ◽

Test Pattern Selection

Download Full-text

Tolerance to Small Delay Defects by Adaptive Clock Stretching

13th IEEE International On-Line Testing Symposium (IOLTS 2007) ◽

10.1109/iolts.2007.67 ◽

2007 ◽

Author(s):

Swaroop Ghosh ◽

Patrick N Dai ◽

Swarup Bhunia ◽

Kaushik Roy

Keyword(s):

Small Delay Defects ◽

Small Delay ◽

Download Full-text

A Novel Test Generation Method for Small-Delay Defects with User-Defined Fault Model

2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) ◽

10.1109/vlsi-dat.2019.8741773 ◽

2019 ◽

Author(s):

Chao-Jun Shang ◽

Cheng-Hung Wu ◽

Kuen-Jong Lee ◽

Yu-Hsiang Chen

Keyword(s):

Test Generation ◽

Fault Model ◽

Small Delay Defects ◽

Small Delay ◽

Download Full-text

Delay Test and Small-Delay Defects

Test and Diagnosis for Small-Delay Defects ◽

10.1007/978-1-4419-8297-1_2 ◽

2011 ◽

pp. 21-36 ◽

Author(s):

Mohammad Tehranipoor ◽

Ke Peng ◽

Krishnendu Chakrabarty

Keyword(s):

Small Delay Defects ◽

Small Delay ◽

Download Full-text

AF-Test: Adaptive-Frequency Scan Test Methodology for Small-Delay Defects

2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems ◽

10.1109/dft.2010.48 ◽

2010 ◽

Author(s):

Tsung-Yeh Li ◽

Shi-Yu Huang ◽

Hsuan-Jung Hsu ◽

Chao-Wen Tzeng ◽

Chih-Tsun Huang ◽

...

Keyword(s):

Test Methodology ◽

Small Delay Defects ◽

Scan Test ◽

Small Delay ◽

Frequency Scan ◽

Download Full-text

Interconnect-Aware and Layout-Oriented Test-Pattern Selection for Small-Delay Defects

2008 IEEE International Test Conference ◽

10.1109/test.2008.4700627 ◽

2008 ◽

Author(s):

M. Yilmaz ◽

K. Chakrabarty ◽

M. Tehranipoor

Keyword(s):

Test Pattern ◽

Pattern Selection ◽

Small Delay Defects ◽

Small Delay ◽

Selection For ◽

Delay Defects ◽

Test Pattern Selection

Download Full-text

Graph partition based path selection for testing of small delay defects

2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC) ◽

10.1109/aspdac.2010.5419831 ◽

2010 ◽

Author(s):

Zijian He ◽

Tao Lv ◽

Huawei Li ◽

Xiaowei Li

Keyword(s):

Path Selection ◽

Graph Partition ◽

Small Delay Defects ◽

Small Delay ◽

Selection For ◽

Download Full-text

A Metric to Target Small-Delay Defects in Industrial Circuits

IEEE Design & Test of Computers ◽

10.1109/mdt.2011.26 ◽

2011 ◽

Vol 28 (2) ◽

pp. 52-61 ◽

Author(s):

M Yilmaz ◽

M Tehranipoor ◽

K Chakrabarty

Keyword(s):

Small Delay Defects ◽

Small Delay ◽

Delay Defects ◽

Industrial Circuits

Download Full-text

Scan Based Testing of Dual/Multi Core Processors for Small Delay Defects

2008 IEEE International Test Conference ◽

10.1109/test.2008.4700563 ◽

2008 ◽

Author(s):

A.D. Singh

Keyword(s):

Small Delay Defects ◽

Small Delay ◽

Download Full-text

Circuit Topology-Based Test Pattern Generation for Small-Delay Defects

2010 19th IEEE Asian Test Symposium ◽

10.1109/ats.2010.59 ◽

2010 ◽

Author(s):

Sandeep Kumar Goel ◽

Krishnendu Chakrabarty ◽

Mahmut Yilmaz ◽

Ke Peng ◽

Mohammad Tehranipoor

Keyword(s):

Test Pattern ◽

Pattern Generation ◽

Test Pattern Generation ◽

Circuit Topology ◽

Small Delay Defects ◽

Small Delay ◽

Download Full-text