scholarly journals Design of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL Application

Author(s):  
Abhinav V. Deshpande
Sign in / Sign up

Export Citation Format

Share Document